# Intel - EPF6024AFC256-1 Datasheet





Welcome to <u>E-XFL.COM</u>

# Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

# Details

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 196  |
| Number of Logic Elements/Cells | 1960   |
| Total RAM Bits                 | -  |
| Number of I/O                  | 219  |
| Number of Gates                | 24000  |
| Voltage - Supply               | 3V ~ 3.6V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 256-BGA  |
| Supplier Device Package        | 256-FBGA (17x17)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/intel/epf6024afc256-1 |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



FLEX 6000 devices provide four dedicated, global inputs that drive the control inputs of the flipflops to ensure efficient distribution of high-speed, low-skew control signals. These inputs use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect. These inputs can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device. The dedicated global routing structure is built into the device, eliminating the need to create a clock tree.

# **Logic Array Block**

An LAB consists of ten LEs, their associated carry and cascade chains, the LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure of the FLEX 6000 architecture, and facilitates efficient routing with optimum device utilization and high performance.

# Figure 3. LAB Control Signals



# Logic Element

An LE, the smallest unit of logic in the FLEX 6000 architecture, has a compact size that provides efficient logic usage. Each LE contains a fourinput LUT, which is a function generator that can quickly implement any function of four variables. An LE contains a programmable flipflop, carry and cascade chains. Additionally, each LE drives both the local and the FastTrack Interconnect. See Figure 4.

FLEX 6000 Programmable Logic Device Family Data Sheet



# Figure 4. Logic Element

The programmable flipflop in the LE can be configured for D, T, JK, or SR operation. The clock and clear control signals on the flipflop can be driven by global signals, general-purpose I/O pins, or any internal logic. For combinatorial functions, the flipflop is bypassed and the output of the LUT drives the outputs of the LE. The LE output can drive both the local interconnect and the FastTrack Interconnect.

The FLEX 6000 architecture provides two types of dedicated high-speed data paths that connect adjacent LEs without using local interconnect paths: carry chains and cascade chains. A carry chain supports high-speed arithmetic functions such as counters and adders, while a cascade chain implements wide-input functions such as equivalent comparators with minimum delay. Carry and cascade chains connect LEs 2 through 10 in an LAB and all LABs in the same half of the row. Because extensive use of carry and cascade chains can reduce routing flexibility, these chains should be limited to speed-critical portions of a design.

# Carry Chain

The carry chain provides a very fast (0.1 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 6000 architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Altera software during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

Because the first LE of each LAB can generate control signals for that LAB, the first LE in each LAB is not included in carry chains. In addition, the inputs of the first LE in each LAB may be used to generate synchronous clear and load enable signals for counters implemented with carry chains.

Carry chains longer than nine LEs are implemented automatically by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from an even-numbered LAB to another even-numbered LAB, or from an odd-numbered LAB to another odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the second LE of the third LAB in the row. In addition, the carry chain does not cross the middle of the row. For instance, in the EPF6016 device, the carry chain stops at the 11th LAB in a row and a new carry chain begins at the 12th LAB.

Figure 5 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. Although the register can be bypassed for simple adders, it can be used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the FastTrack Interconnect.



Figure 5. Carry Chain Operation

### Cascade Chain

The cascade chain enables the FLEX 6000 architecture to implement very wide fan-in functions. Adjacent LUTs can be used to implement portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR gate (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.5 ns per LE. Cascade chain logic can be created automatically by the Altera software during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of cascade chains for the appropriate functions.

A cascade chain implementing an AND gate can use the register in the last LE; a cascade chain implementing an OR gate cannot use this register because of the inversion required to implement the OR gate.

Because the first LE of an LAB can generate control signals for that LAB, the first LE in each LAB is not included in cascade chains. Moreover, cascade chains longer than nine bits are automatically implemented by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from an even-numbered LAB to another even-numbered LAB, or from an odd-numbered LAB to another odd-numbered LAB. For example, the last LE of the first LAB in a row cascades to the second LE of the third LAB. The cascade chain does not cross the center of the row. For example, in an EPF6016 device, the cascade chain stops at the 11th LAB in a row and a new cascade chain begins at the 12th LAB.

Figure 6 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. In this example, functions of 4n variables are implemented with n LEs. The cascade chain requires 3.4 ns to decode a 16-bit address.





For improved routability, the row interconnect consists of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-length channel, which saves the other half of the channel for the other half of the row. One-third of the row channels are half-length channels.

| Table 5. FLEX 6000 FastTrack Interconnect Resources |      |                     |         |                        |  |  |
|---|------|---------------------|---------|------------------------|--|--|
| Device  | Rows | Channels per<br>Row | Columns | Channels per<br>Column |  |  |
| EPF6010A  | 4    | 144                 | 22      | 20                     |  |  |
| EPF6016<br>EPF6016A                                 | 6    | 144                 | 22      | 20                     |  |  |
| EPF6024A  | 7    | 186                 | 28      | 30                     |  |  |

Table 5 summarizes the FastTrack Interconnect resources available in each FLEX 6000 device.

In addition to general-purpose I/O pins, FLEX 6000 devices have four dedicated input pins that provide low-skew signal distribution across the device. These four inputs can be used for global clock and asynchronous clear control signals. These signals are available as control signals for all LEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device. Using dedicated inputs to route data signals provides a fast path for high fan-out signals.

The local interconnect from LABs located at either end of two rows can drive a global control signal. For instance, in an EPF6016 device, LABs C1, D1, C22, and D22 can all drive global control signals. When an LE drives a global control signal, the dedicated input pin that drives that signal cannot be used. Any LE in the device can drive a global control signal by driving the FastTrack Interconnect into the appropriate LAB. To minimize delay, however, the Altera software places the driving LE in the appropriate LAB. The LE-driving-global signal feature is optimized for speed for control signals; regular data signals are better routed on the FastTrack Interconnect and do not receive any advantage from being routed on global signals. This LE-driving-global control signal feature is controlled by the designer and is not used automatically by the Altera software. See Figure 11.



Notes:

- The global clock and clear distribution signals are shown for EPF6016 and EPF6016A devices. In EPF6010A devices, (1) LABs in rows B and C drive global signals. In EPF6024A devices, LABs in rows C and E drive global signals. The local interconnect from LABs C1 and D1 can drive two global control signals on the left side.
- (2)
- Global signals drive into every LAB as clock, asynchronous clear, preset, and data signals. (3)
- (4) The local interconnect from LABs C22 and D22 can drive two global control signals on the right side.



Table 6 lists the 3.3-V FLEX 6000 devices with the SameFrame pin-out feature.

| Table 6. 3.3-V FLEX 6000 Devices with SameFrame Pin-Outs |   |   |  |  |  |
|--|---|---|--|--|--|
| Device 100-Pin FineLine BGA 256-Pin FineLine BGA         |   |   |  |  |  |
| EPF6016A   | V | V |  |  |  |
| EPF6024A   |   | v |  |  |  |

# Output Configuration

This section discusses slew-rate control, the MultiVolt I/O interface, power sequencing, and hot-socketing for FLEX 6000 devices.

# **Slew-Rate Control**

The output buffer in each IOE has an adjustable output slew-rate that can be configured for low-noise or high-speed performance. A slower slew-rate reduces system noise and adds a maximum delay of 6.8 ns. The fast slew-rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew-rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a device-wide basis. The slew-rate setting affects only the falling edge of the output.

The instruction register length for FLEX 6000 devices is three bits. Table 9 shows the boundary-scan register length for FLEX 6000 devices.

| Table 9. FLEX 6000 Device Boundary-Scan Register Length |     |  |  |  |
|---|-----|--|--|--|
| Device Boundary-Scan Register Length                    |     |  |  |  |
| EPF6010A  | 522 |  |  |  |
| EPF6016   | 621 |  |  |  |
| EPF6016A  | 522 |  |  |  |
| EPF6024A  | 666 |  |  |  |

FLEX 6000 devices include a weak pull-up on JTAG pins.

f See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information.

Figure 16 shows the timing requirements for the JTAG signals.

# Figure 16. JTAG Waveforms



Table 10 shows the JTAG timing parameters and values for FLEX 6000 devices.

| FLEX 6000 | Programmable | Logic | Device | Family | Data | Sheet |
|-----------|--------------|-------|--------|--------|------|-------|
|           |              |       |        |        |      |       |

| Symbol            | Parameter                                      | Min | Мах | Unit |
|-------------------|--|-----|-----|------|
| t <sub>JCP</sub>  | TCK clock period                               | 100 |     | ns   |
| t <sub>JCH</sub>  | TCK clock high time                            | 50  |     | ns   |
| t <sub>JCL</sub>  | TCK clock low time                             | 50  |     | ns   |
| t <sub>JPSU</sub> | JTAG port setup time                           | 20  |     | ns   |
| t <sub>JPH</sub>  | JTAG port hold time                            | 45  |     | ns   |
| t <sub>JPCO</sub> | JTAG port clock-to-output                      |     | 25  | ns   |
| t <sub>JPZX</sub> | JTAG port high impedance to valid output       |     | 25  | ns   |
| t <sub>JPXZ</sub> | JTAG port valid output to high impedance       |     | 25  | ns   |
| t <sub>JSSU</sub> | Capture register setup time                    | 20  |     | ns   |
| t <sub>JSH</sub>  | Capture register hold time                     | 45  |     | ns   |
| t <sub>JSCO</sub> | Update register clock-to-output                |     | 35  | ns   |
| t <sub>JSZX</sub> | Update register high impedance to valid output |     | 35  | ns   |
| t <sub>JSXZ</sub> | Update register valid output to high impedance |     | 35  | ns   |

# **Generic Testing**

Each FLEX 6000 device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 6000 devices are made under conditions equivalent to those shown in Figure 17. Multiple test patterns can be used to configure devices during all stages of the production flow.

#### Figure 17. AC Test Conditions



# Operating Conditions

Г

Tables 11 through 18 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for 5.0-V and 3.3-V FLEX 6000 devices.

| Table 11. FLEX 6000 5.0-V Device Absolute Maximum Ratings       Note (1) |                            |                              |      |     |      |  |
|--|----------------------------|------------------------------|------|-----|------|--|
| Symbol   | Parameter                  | Conditions                   | Min  | Max | Unit |  |
| V <sub>CC</sub>  | Supply voltage             | With respect to ground (2)   | -2.0 | 7.0 | V    |  |
| VI   | DC input voltage           |                              | -2.0 | 7.0 | V    |  |
| I <sub>OUT</sub>   | DC output current, per pin |                              | -25  | 25  | mA   |  |
| T <sub>STG</sub>   | Storage temperature        | No bias                      | -65  | 150 | °C   |  |
| T <sub>AMB</sub>   | Ambient temperature        | Under bias                   | -65  | 135 | °C   |  |
| TJ   | Junction temperature       | PQFP, TQFP, and BGA packages |      | 135 | °C   |  |

| Symbol             | Parameter  | Conditions         | Min         | Max                      | Unit |
|--------------------|--|--------------------|-------------|--------------------------|------|
| V <sub>CCINT</sub> | Supply voltage for internal logic<br>and input buffers | (3), (4)           | 4.75 (4.50) | 5.25 (5.50)              | V    |
| V <sub>CCIO</sub>  | Supply voltage for output buffers, 5.0-V operation     | (3), (4)           | 4.75 (4.50) | 5.25 (5.50)              | V    |
|                    | Supply voltage for output buffers, 3.3-V operation     | (3), (4)           | 3.00 (3.00) | 3.60 (3.60)              | V    |
| VI                 | Input voltage  |                    | -0.5        | V <sub>CCINT</sub> + 0.5 | V    |
| Vo                 | Output voltage   |                    | 0           | V <sub>CCIO</sub>        | V    |
| TJ                 | Operating temperature                                  | For commercial use | 0           | 85                       | °C   |
| -                  |  | For industrial use | -40         | 100                      | °C   |
| t <sub>R</sub>     | Input rise time  |                    |             | 40                       | ns   |
| t <sub>F</sub>     | Input fall time  |                    |             | 40                       | ns   |

| Table 15. FLEX 6000 3.3-V Device Absolute Maximum Ratings       Note (1) |                            |                              |      |      |      |  |
|--|----------------------------|------------------------------|------|------|------|--|
| Symbol   | Parameter                  | Conditions                   | Min  | Max  | Unit |  |
| V <sub>CC</sub>  | Supply voltage             | With respect to ground (2)   | -0.5 | 4.6  | V    |  |
| VI   | DC input voltage           |                              | -2.0 | 5.75 | V    |  |
| I <sub>OUT</sub>   | DC output current, per pin |                              | -25  | 25   | mA   |  |
| T <sub>STG</sub>   | Storage temperature        | No bias                      | -65  | 150  | °C   |  |
| T <sub>AMB</sub>   | Ambient temperature        | Under bias                   | -65  | 135  | °C   |  |
| ТJ   | Junction temperature       | PQFP, PLCC, and BGA packages |      | 135  | °C   |  |

| Table 16. FLEX 6000 3.3-V Device Recommended Operating Conditions |   |                    |             |                   |      |  |
|---|---|--------------------|-------------|-------------------|------|--|
| Symbol  | Parameter   | Conditions         | Min         | Max               | Unit |  |
| V <sub>CCINT</sub>  | Supply voltage for internal logic and input buffers | (3), (4)           | 3.00 (3.00) | 3.60 (3.60)       | V    |  |
| V <sub>CCIO</sub>   | Supply voltage for output buffers, 3.3-V operation  | (3), (4)           | 3.00 (3.00) | 3.60 (3.60)       | V    |  |
|   | Supply voltage for output buffers, 2.5-V operation  | (3), (4)           | 2.30 (2.30) | 2.70 (2.70)       | V    |  |
| VI  | Input voltage                                       |                    | -0.5        | 5.75              | V    |  |
| Vo  | Output voltage                                      |                    | 0           | V <sub>CCIO</sub> | V    |  |
| ТJ  | Operating temperature                               | For commercial use | 0           | 85                | °C   |  |
| 0   |   | For industrial use | -40         | 100               | °C   |  |
| t <sub>R</sub>  | Input rise time                                     |                    |             | 40                | ns   |  |
| t <sub>F</sub>  | Input fall time                                     |                    |             | 40                | ns   |  |

| Symbol           | Parameter                                | Conditions   | Min                     | Тур | Мах  | Unit |
|------------------|--|--|-------------------------|-----|------|------|
| V <sub>IH</sub>  | High-level input voltage                 |  | 1.7                     |     | 5.75 | V    |
| V <sub>IL</sub>  | Low-level input voltage                  |  | -0.5                    |     | 0.8  | V    |
| V <sub>OH</sub>  | 3.3-V high-level TTL output voltage      | $I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (7)$         | 2.4                     |     |      | V    |
|                  | 3.3-V high-level CMOS output voltage     | $I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)       | V <sub>CCIO</sub> - 0.2 |     |      | V    |
|                  | 2.5-V high-level output voltage          | $I_{OH} = -100 \ \mu A \ DC, \ V_{CCIO} = 2.30 \ V \ (7)$          | 2.1                     |     |      | V    |
|                  |  | $I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)         | 2.0                     |     |      | V    |
|                  |  | $I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)         | 1.7                     |     |      | V    |
| V <sub>OL</sub>  | 3.3-V low-level TTL output voltage       | I <sub>OL</sub> = 8 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(8)</i>   |                         |     | 0.45 | V    |
|                  | 3.3-V low-level CMOS output voltage      | I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(8)</i> |                         |     | 0.2  | V    |
|                  | 2.5-V low-level output voltage           | I <sub>OL</sub> = 100 μA DC, V <sub>CCIO</sub> = 2.30 V <i>(8)</i> |                         |     | 0.2  | V    |
|                  |  | I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (8)          |                         |     | 0.4  | V    |
|                  |  | I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (8)          |                         |     | 0.7  | V    |
| I <sub>I</sub>   | Input pin leakage current                | $V_1 = 5.3 V$ to ground (8)  | -10                     |     | 10   | μA   |
| I <sub>OZ</sub>  | Tri-stated I/O pin leakage current       | $V_{O} = 5.3 V$ to ground (8)                                      | -10                     |     | 10   | μA   |
| I <sub>CC0</sub> | V <sub>CC</sub> supply current (standby) | V <sub>I</sub> = ground, no load                                   |                         | 0.5 | 5    | mA   |

| Table 1          | Table 18. FLEX 6000 3.3-V Device CapacitanceNote (9) |                                     |     |     |      |
|------------------|--|-------------------------------------|-----|-----|------|
| Symbol           | Parameter  | Conditions                          | Min | Max | Unit |
| C <sub>IN</sub>  | Input capacitance for I/O pin                        | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 8   | pF   |
| CINCLK           | Input capacitance for dedicated input                | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 12  | pF   |
| C <sub>OUT</sub> | Output capacitance                                   | V <sub>OUT</sub> = 0 V, f = 1.0 MHz |     | 8   | pF   |

Notes to tables:

- 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
  (3) Numbers in parentheses are for industrial-temperature-range devices.
  (4) Maximum V<sub>CC</sub> rise time is 100 ms. V<sub>CC</sub> must rise monotonically.
  (5) Typical values are for T<sub>A</sub> = 25° C and V<sub>CC</sub> = 3.3 V.
  (6) These values are specified under Table 16 on page 33.
  (7) The I<sub>OH</sub> parameter refers to high-level TTL or CMOS output current.
  (8) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
  (9) Capacitance is cample-tested only.

(9) Capacitance is sample-tested only.

See the Operating Requirements for Altera Devices Data Sheet.
 The minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.

Figure 18 shows the typical output drive characteristics of 5.0-V and 3.3-V FLEX 6000 devices with 5.0-V, 3.3-V, and 2.5-V V<sub>CCIO</sub>. When V<sub>CCIO</sub> = 5.0 V on EPF6016 devices, the output driver is compliant with the **PCI Local Bus Specification, Revision 2.2** for 5.0-V operation. When V<sub>CCIO</sub> = 3.3 V on the EPF6010A and EPF6016A devices, the output driver is compliant with the **PCI Local Bus Specification, Revision 2.2** for 3.3-V operation.



Tables 19 through 21 describe the FLEX 6000 internal timing microparameters, which are expressed as worst-case values. Using hand calculations, these parameters can be used to estimate design performance. However, before committing designs to silicon, actual worst-case performance should be modeled using timing simulation and timing analysis. Tables 22 and 23 describe FLEX 6000 external timing parameters.

| Symbol                                | Parameter   | Conditions |
|---------------------------------------|---|------------|
| t <sub>REG_TO_REG</sub>               | LUT delay for LE register feedback in carry chain                                       |            |
| t <sub>CASC_TO_REG</sub>              | Cascade-in to register delay  |            |
| t <sub>CARRY_</sub> TO_REG            | Carry-in to register delay  |            |
| t <sub>DATA_TO_REG</sub>              | LE input to register delay  |            |
| t <sub>CASC_TO_OUT</sub>              | Cascade-in to LE output delay   |            |
| t <sub>CARRY_</sub> TO_OUT            | Carry-in to LE output delay   |            |
| t <sub>DATA_TO_OUT</sub>              | LE input to LE output delay   |            |
| t <sub>REG_TO_OUT</sub>               | Register output to LE output delay  |            |
| t <sub>SU</sub>                       | LE register setup time before clock; LE register recovery time after asynchronous clear |            |
| t <sub>H</sub>                        | LE register hold time after clock   |            |
| t <sub>CO</sub>                       | LE register clock-to-output delay   |            |
| t <sub>CLR</sub>                      | LE register clear delay   |            |
| t <sub>C</sub>                        | LE register control signal delay  |            |
| t <sub>LD_CLR</sub>                   | Synchronous load or clear delay in counter mode   |            |
| t <sub>CARRY_TO_CARRY</sub>           | Carry-in to carry-out delay   |            |
| t <sub>REG_TO_CARRY</sub>             | Register output to carry-out delay  |            |
| t <sub>DATA_TO_CARRY</sub>            | LE input to carry-out delay   |            |
| t <sub>CARRY_TO_CASC</sub>            | Carry-in to cascade-out delay   |            |
| t <sub>CASC_TO_CASC</sub>             | Cascade-in to cascade-out delay   |            |
| t <sub>REG_TO_CASC</sub>              | Register-out to cascade-out delay   |            |
| t <sub>DATA_TO_CASC</sub>             | LE input to cascade-out delay   |            |
| t <sub>CH</sub>                       | LE register clock high time   |            |
| t <sub>CL</sub>                       | LE register clock low time  |            |
| · · · · · · · · · · · · · · · · · · · |   |            |

| Table 23. Ext      | Table 23. External Timing Parameters  |            |  |  |  |
|--------------------|---|------------|--|--|--|
| Symbol             | Parameter   | Conditions |  |  |  |
| t <sub>INSU</sub>  | Setup time with global clock at LE register                                     | (8)        |  |  |  |
| t <sub>INH</sub>   | Hold time with global clock at LE register                                      | (8)        |  |  |  |
| t <sub>оитсо</sub> | Clock-to-output delay with global clock with LE register using FastFLEX I/O pin | (8)        |  |  |  |

#### Notes to tables:

- Microparameters are timing delays contributed by individual architectural elements and cannot be measured explicitly.
- (2) Operating conditions: V<sub>CCIO</sub> = 5.0 V ±5% for commercial use in 5.0-V FLEX 6000 devices. V<sub>CCIO</sub> = 5.0 V ±10% for industrial use in 5.0-V FLEX 6000 devices. V<sub>CCIO</sub> = 3.3 V ±10% for commercial or industrial use in 3.3-V FLEX 6000 devices.
  (3) Operating conditions:
- $V_{CCIO} = 3.3 \text{ V} \pm 10\%$  for commercial or industrial use in 5.0-V FLEX 6000 devices.  $V_{CCIO} = 2.5 \text{ V} \pm 0.2 \text{ V}$  for commercial or industrial use in 3.3-V FLEX 6000 devices.
- (4) Operating conditions:  $V_{CCIO} = 2.5 \text{ V}, 3.3 \text{ V}, \text{ or } 5.0 \text{ V}.$
- (5) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (6) This timing parameter shows the delay of a register-to-register test pattern and is used to determine speed grades. There are 12 LEs, including source and destination registers. The row and column interconnects between the registers vary in length.
- (7) This timing parameter is shown for reference and is specified by characterization.
- (8) This timing parameter is specified by characterization.

# Tables 24 through 28 show the timing information for EPF6010A and EPF6016A devices.

| Parameter                 | Speed Grade |     |     |     |     |     |    |  |
|---------------------------|-------------|-----|-----|-----|-----|-----|----|--|
|                           | -1          |     | -2  |     | -3  |     | 1  |  |
|                           | Min         | Max | Min | Max | Min | Мах |    |  |
| <sup>t</sup> REG_TO_REG   |             | 1.2 |     | 1.3 |     | 1.7 | ns |  |
| <sup>t</sup> CASC_TO_REG  |             | 0.9 |     | 1.0 |     | 1.2 | ns |  |
| <sup>t</sup> CARRY_TO_REG |             | 0.9 |     | 1.0 |     | 1.2 | ns |  |
| <sup>t</sup> DATA_TO_REG  |             | 1.1 |     | 1.2 |     | 1.5 | ns |  |
| <sup>t</sup> CASC_TO_OUT  |             | 1.3 |     | 1.4 |     | 1.8 | ns |  |
| <sup>t</sup> CARRY_TO_OUT |             | 1.6 |     | 1.8 |     | 2.3 | ns |  |
| <sup>t</sup> DATA_TO_OUT  |             | 1.7 |     | 2.0 |     | 2.5 | ns |  |
| <sup>t</sup> REG_TO_OUT   |             | 0.4 |     | 0.4 |     | 0.5 | ns |  |
| <sup>t</sup> su           | 0.9         |     | 1.0 |     | 1.3 |     | ns |  |
| t <sub>H</sub>            | 1.4         |     | 1.7 |     | 2.1 |     | ns |  |

| Parameter                   | Speed Grade |     |     |     |    |
|-----------------------------|-------------|-----|-----|-----|----|
|                             | -           | 2   | -3  |     |    |
|                             | Min         | Мах | Min | Мах |    |
| t <sub>REG_TO_REG</sub>     |             | 2.2 |     | 2.8 | ns |
| t <sub>CASC_TO_REG</sub>    |             | 0.9 |     | 1.2 | ns |
| t <sub>CARRY_TO_REG</sub>   |             | 1.6 |     | 2.1 | ns |
| t <sub>DATA_TO_REG</sub>    |             | 2.4 |     | 3.0 | ns |
| t <sub>CASC_TO_OUT</sub>    |             | 1.3 |     | 1.7 | ns |
| t <sub>CARRY_TO_OUT</sub>   |             | 2.4 |     | 3.0 | ns |
| t <sub>DATA_TO_OUT</sub>    |             | 2.7 |     | 3.4 | ns |
| t <sub>REG_TO_OUT</sub>     |             | 0.3 |     | 0.5 | ns |
| t <sub>SU</sub>             | 1.1         |     | 1.6 |     | ns |
| t <sub>H</sub>              | 1.8         |     | 2.3 |     | ns |
| t <sub>CO</sub>             |             | 0.3 |     | 0.4 | ns |
| t <sub>CLR</sub>            |             | 0.5 |     | 0.6 | ns |
| t <sub>C</sub>              |             | 1.2 |     | 1.5 | ns |
| t <sub>LD_CLR</sub>         |             | 1.2 |     | 1.5 | ns |
| t <sub>CARRY_TO_CARRY</sub> |             | 0.2 |     | 0.4 | ns |
| t <sub>REG_TO_CARRY</sub>   |             | 0.8 |     | 1.1 | ns |
| t <sub>DATA_TO_CARRY</sub>  |             | 1.7 |     | 2.2 | ns |
| t <sub>CARRY_TO_CASC</sub>  |             | 1.7 |     | 2.2 | ns |
| t <sub>CASC_TO_CASC</sub>   |             | 0.9 |     | 1.2 | ns |
| t <sub>REG_TO_CASC</sub>    |             | 1.6 |     | 2.0 | ns |
| t <sub>DATA_TO_CASC</sub>   |             | 1.7 |     | 2.1 | ns |
| t <sub>CH</sub>             | 4.0         |     | 4.0 |     | ns |
| t <sub>CL</sub>             | 4.0         |     | 4.0 |     | ns |

Tables 29 through 33 show the timing information for EPF6016 devices.

| Table 30. IOE Timing Microparameters for EPF6016 Devices |     |      |     |     |    |
|--|-----|------|-----|-----|----|
| Parameter  |     | Unit |     |     |    |
|  | -2  |      | -3  |     |    |
|  | Min | Мах  | Min | Max |    |
| t <sub>OD1</sub>   |     | 2.3  |     | 2.8 | ns |
| t <sub>OD2</sub>   |     | 4.6  |     | 5.1 | ns |

| Parameter             | Speed Grade |     |     |     |    |
|-----------------------|-------------|-----|-----|-----|----|
|                       | -2          |     | -3  |     |    |
|                       | Min         | Мах | Min | Мах |    |
| t <sub>OD3</sub>      |             | 4.7 |     | 5.2 | ns |
| t <sub>XZ</sub>       |             | 2.3 |     | 2.8 | ns |
| t <sub>ZX1</sub>      |             | 2.3 |     | 2.8 | ns |
| t <sub>ZX2</sub>      |             | 4.6 |     | 5.1 | ns |
| t <sub>ZX3</sub>      |             | 4.7 |     | 5.2 | ns |
| t <sub>IOE</sub>      |             | 0.5 |     | 0.6 | ns |
| t <sub>IN</sub>       |             | 3.3 |     | 4.0 | ns |
| t <sub>IN DELAY</sub> |             | 4.6 |     | 5.6 | ns |

| Parameter             | Speed Grade |     |     |     |    |  |
|-----------------------|-------------|-----|-----|-----|----|--|
|                       | -2          |     | -3  |     | 1  |  |
|                       | Min         | Max | Min | Max |    |  |
| t <sub>LOCAL</sub>    |             | 0.8 |     | 1.0 | ns |  |
| t <sub>ROW</sub>      |             | 2.9 |     | 3.3 | ns |  |
| t <sub>COL</sub>      |             | 2.3 |     | 2.5 | ns |  |
| t <sub>DIN_D</sub>    |             | 4.9 |     | 6.0 | ns |  |
| t <sub>DIN_C</sub>    |             | 4.8 |     | 6.0 | ns |  |
| t <sub>LEGLOBAL</sub> |             | 3.1 |     | 3.9 | ns |  |
| t <sub>LABCARRY</sub> |             | 0.4 |     | 0.5 | ns |  |
| t <sub>LABCASC</sub>  |             | 0.8 |     | 1.0 | ns |  |

| Parameter | Speed Grade |      |     |      |    |
|-----------|-------------|------|-----|------|----|
|           | -2          |      | -3  |      | ]  |
|           | Min         | Мах  | Min | Max  |    |
|           |             | 53.0 |     | 65.0 | ns |
| R         |             | 16.0 |     | 20.0 | ns |