E·XFI

Altera - EPF6024AFI256-2 Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| D | et | ta | i | | s |
|---|----|----|---|---|---|
| - | - | | • | • | - |

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 196 |
| Number of Logic Elements/Cells | 1960 |
| Total RAM Bits | - |
| Number of I/O | 219 |
| Number of Gates | 24000 |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 256-BGA |
| Supplier Device Package | 256-FBGA (17x17) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epf6024afi256-2 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Table 4. FLEX 6000 Device Performance for Complex Designs Note (1) | | | | | | |
|--|----------|-------------------|-------------------|-------------------|-----------|--|
| Application | LEs Used | | Performance | | | |
| | | -1 Speed Grade | -2 Speed Grade | -3 Speed Grade | | |
| 8-bit, 16-tap parallel finite impulse response (FIR) filter | 599 | 94 | 80 | 72 | MSPS | |
| 8-bit, 512-point fast Fourier transform (FFT) function | 1,182 | 75 63 | 89 53 | 109 43 | μS MHz | |
| a16450 universal asynchronous receiver/transmitter (UART) | 487 | 36 | 30 | 25 | MHz | |
| PCI bus target with zero wait states | 609 | 56 | 49 | 42 | MHz | |

Table 4 shows FLEX 6000 performance for more complex designs.

Note:

(1) The applications in this table were created using Altera MegaCoreTM functions.

FLEX 6000 devices are supported by Altera development systems; a single, integrated package that offers schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use devicespecific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development systems include DesignWare functions that are optimized for the FLEX 6000 architecture.

The Altera development system runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800.

f See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information.

| Functional Description | The FLEX 6000 OptiFLEX architecture consists of logic elements (LEs). Each LE includes a 4-input look-up table (LUT), which can implement any 4-input function, a register, and dedicated paths for carry and cascade chain functions. Because each LE contains a register, a design can be easily pipelined without consuming more LEs. The specified gate count for FLEX 6000 devices includes all LUTs and registers. |
|---------------------------|--|
| | LEs are combined into groups called logic array blocks (LABs); each LAB contains 10 LEs. The Altera software automatically places related LEs into the same LAB, minimizing the number of required interconnects. Each LAB can implement a medium-sized block of logic, such as a counter or multiplexer. |
| | Signal interconnections within FLEX 6000 devices—and to and from device pins—are provided via the routing structure of the FastTrack Interconnect. The routing structure is a series of fast, continuous row and column channels that run the entire length and width of the device. Any LE or pin can feed or be fed by any other LE or pin via the FastTrack Interconnect. See "FastTrack Interconnect" on page 17 of this data sheet for more information. |
| | Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer. Each IOE is placed next to an LAB, where it can be driven by the local interconnect of that LAB. This feature allows fast clock-to-output times of less than 8 ns when a pin is driven by any of the 10 LEs in the adjacent LAB. Also, any LE can drive any pin via the row and column interconnect. I/O pins can drive the LE registers via the row and column interconnect, providing setup times as low as 2 ns and hold times of 0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, and tri-state buffers. |
| | Figure 1 shows a block diagram of the FLEX 6000 OptiFLEX architecture. Each group of ten LEs is combined into an LAB, and the LABs are arranged into rows and columns. The LABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each FastTrack Interconnect row and column. |



FLEX 6000 devices provide four dedicated, global inputs that drive the control inputs of the flipflops to ensure efficient distribution of high-speed, low-skew control signals. These inputs use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect. These inputs can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device. The dedicated global routing structure is built into the device, eliminating the need to create a clock tree.

Logic Array Block

An LAB consists of ten LEs, their associated carry and cascade chains, the LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure of the FLEX 6000 architecture, and facilitates efficient routing with optimum device utilization and high performance.

Carry Chain

The carry chain provides a very fast (0.1 ns) carry-forward function between LEs. The carry-in signal from a lower-order bit drives forward into the higher-order bit via the carry chain, and feeds into both the LUT and the next portion of the carry chain. This feature allows the FLEX 6000 architecture to implement high-speed counters, adders, and comparators of arbitrary width. Carry chain logic can be created automatically by the Altera software during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of carry chains for the appropriate functions.

Because the first LE of each LAB can generate control signals for that LAB, the first LE in each LAB is not included in carry chains. In addition, the inputs of the first LE in each LAB may be used to generate synchronous clear and load enable signals for counters implemented with carry chains.

Carry chains longer than nine LEs are implemented automatically by linking LABs together. For enhanced fitting, a long carry chain skips alternate LABs in a row. A carry chain longer than one LAB skips either from an even-numbered LAB to another even-numbered LAB, or from an odd-numbered LAB to another odd-numbered LAB. For example, the last LE of the first LAB in a row carries to the second LE of the third LAB in the row. In addition, the carry chain does not cross the middle of the row. For instance, in the EPF6016 device, the carry chain stops at the 11th LAB in a row and a new carry chain begins at the 12th LAB.

Figure 5 shows how an *n*-bit full adder can be implemented in n + 1 LEs with the carry chain. One portion of the LUT generates the sum of two bits using the input signals and the carry-in signal; the sum is routed to the output of the LE. Although the register can be bypassed for simple adders, it can be used for an accumulator function. Another portion of the LUT and the carry chain logic generates the carry-out signal, which is routed directly to the carry-in signal of the next-higher-order bit. The final carry-out signal is routed to an LE, where it is driven onto the FastTrack Interconnect.

Cascade Chain

The cascade chain enables the FLEX 6000 architecture to implement very wide fan-in functions. Adjacent LUTs can be used to implement portions of the function in parallel; the cascade chain serially connects the intermediate values. The cascade chain can use a logical AND or logical OR gate (via De Morgan's inversion) to connect the outputs of adjacent LEs. Each additional LE provides four more inputs to the effective width of a function, with a delay as low as 0.5 ns per LE. Cascade chain logic can be created automatically by the Altera software during design processing, or manually by the designer during design entry. Parameterized functions such as LPM and DesignWare functions automatically take advantage of cascade chains for the appropriate functions.

A cascade chain implementing an AND gate can use the register in the last LE; a cascade chain implementing an OR gate cannot use this register because of the inversion required to implement the OR gate.

Because the first LE of an LAB can generate control signals for that LAB, the first LE in each LAB is not included in cascade chains. Moreover, cascade chains longer than nine bits are automatically implemented by linking several LABs together. For easier routing, a long cascade chain skips every other LAB in a row. A cascade chain longer than one LAB skips either from an even-numbered LAB to another even-numbered LAB, or from an odd-numbered LAB to another odd-numbered LAB. For example, the last LE of the first LAB in a row cascades to the second LE of the third LAB. The cascade chain does not cross the center of the row. For example, in an EPF6016 device, the cascade chain stops at the 11th LAB in a row and a new cascade chain begins at the 12th LAB.

Figure 6 shows how the cascade function can connect adjacent LEs to form functions with a wide fan-in. In this example, functions of 4n variables are implemented with n LEs. The cascade chain requires 3.4 ns to decode a 16-bit address.





LE Operating Modes

The FLEX 6000 LE can operate in one of the following three modes:

FLEX 6000 Programmable Logic Device Family Data Sheet

- Normal mode
- Arithmetic mode
- Counter mode

Each of these modes uses LE resources differently. In each mode, seven available inputs to the LE—the four data inputs from the LAB local interconnect, the feedback from the programmable register, and the carry-in and cascade-in from the previous LE—are directed to different destinations to implement the desired logic function. LAB-wide signals provide clock, asynchronous clear, synchronous clear, and synchronous load control for the register. The Altera software, in conjunction with parameterized functions such as LPM and DesignWare functions, automatically chooses the appropriate mode for common functions such as counters, adders, and multipliers. If required, the designer can also create special-purpose functions to use an LE operating mode for optimal performance.

Figure 7 shows the LE operating modes.

Figure 7. LE Operating Modes

Normal Mode



Arithmetic Mode





Notes:

(1) The register feedback multiplexer is available on LE 2 of each LAB.

- (2) The data1 and data2 input signals can supply a clock enable, up or down control, or register feedback signals for all LEs other than the second LE in an LAB.
- (3) The LAB-wide synchronous clear and LAB-wide synchronous load affect all registers in an LAB.

Either the counter enable or the up/down control may be used for a given counter. Moreover, the synchronous load can be used as a count enable by routing the register output into the data input automatically when requested by the designer.

The second LE of each LAB has a special function for counter mode; the carry-in of the LE can be driven by a fast feedback path from the register. This function gives a faster counter speed for counter carry chains starting in the second LE of an LAB.

The Altera software implements functions to use the counter mode automatically where appropriate. The designer does not have to decide how the carry chain will be used.

Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the LAB-wide signals LABCTRL1 and LABCTRL2. The LE register has an asynchronous clear that can implement an asynchronous preset. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear or preset. Because the clear and preset functions are active-low, the Altera software automatically assigns a logic high to an unused clear or preset signal. The clear and preset logic is implemented in either the asynchronous clear or asynchronous preset mode, which is chosen during design entry (see Figure 8).

The FastTrack Interconnect consists of column and row interconnect channels that span the entire device. Each row of LABs is served by a dedicated row interconnect, which routes signals between LABs in the same row, and also routes signals from I/O pins to LABs. Additionally, the local interconnect routes signals between LEs in the same LAB and in adjacent LABs. The column interconnect routes signals between rows and routes signals from I/O pins to rows.

LEs 1 through 5 of an LAB drive the local interconnect to the right, while LEs 6 through 10 drive the local interconnect to the left. The DATA1 and DATA3 inputs of each LE are driven by the local interconnect to the left; DATA2 and DATA4 are driven by the local interconnect to the right. The local interconnect also routes signals from LEs to I/O pins. Figure 9 shows an overview of the FLEX 6000 interconnect architecture. LEs in the first and last columns have drivers on both sides so that all LEs in the LAB can drive I/O pins via the local interconnect.

Figure 9. FastTrack Interconnect Architecture



Note:

(1) For EPF6010A, EPF6016, and EPF6016A devices, n = 144 channels and m = 20 channels; for EPF6024A devices, n = 186 channels and m = 30 channels.

I/O Elements

An IOE contains a bidirectional I/O buffer and a tri-state buffer. IOEs can be used as input, output, or bidirectional pins. An IOE receives its data signals from the adjacent local interconnect, which can be driven by a row or column interconnect (allowing any LE in the device to drive the IOE) or by an adjacent LE (allowing fast clock-to-output delays). A FastFLEXTM I/O pin is a row or column output pin that receives its data signals from the adjacent local interconnect driven by an adjacent LE. The IOE receives its output enable signal through the same path, allowing individual output enables for every pin and permitting emulation of open-drain buffers. The Altera Compiler uses programmable inversion to invert the data or output enable signals automatically where appropriate. Opendrain emulation is provided by driving the data input low and toggling the OE of each IOE. This emulation is possible because there is one OE per pin.

A chip-wide output enable feature allows the designer to disable all pins of the device by asserting one pin (DEV_OE). This feature is useful during board debugging or testing.

Figure 12 shows the IOE block diagram.



Figure 12. IOE Block Diagram

Any LE can drive a pin through the

row and local

interconnect.

Each IOE drives a row or column interconnect when used as an input or bidirectional pin. A row IOE can drive up to six row lines; a column IOE can drive up to two column lines. The input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time. Figure 13 shows how an IOE connects to a row interconnect, and Figure 14 shows how an IOE connects to a column interconnect.

IOE

•

•

IOE

FastFLEX I/O: An LE can drive a pin through the local interconnect for faster clock-to-output times.





LAB

Up to 10 IOEs are on either

side of a row. Each IOE can

channels, and each IOE data

and OE signal is driven by

the local interconnect.

drive up to six row

MultiVolt I/O Interface

The FLEX 6000 device architecture supports the MultiVolt I/O interface feature, which allows FLEX 6000 devices to interface with systems of differing supply voltages. The EPF6016 device can be set for 3.3-V or 5.0-V I/O pin operation. This device has one set of V_{CC} pins for internal operation and input buffers (VCCINT), and another set for output drivers (VCCIO).

The VCCINT pins on 5.0-V FLEX 6000 devices must always be connected to a 5.0-V power supply. With a 5.0-V V_{CCINT} level, input voltages are at TTL levels and are therefore compatible with 3.3-V and 5.0-V inputs.

The VCCIO pins on 5.0-V FLEX 6000 devices can be connected to either a 3.3-V or 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V power supply, the output levels are compatible with 5.0-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V_{CCIO} levels lower than 4.75 V incur a nominally greater timing delay of t_{OD2} instead of t_{OD1} .

On 3.3-V FLEX 6000 devices, the VCCINT pins must be connected to a 3.3-V power supply. Additionally, 3.3-V FLEX 6000A devices can interface with 2.5-V, 3.3-V, or 5.0-V systems when the VCCIO pins are tied to 2.5 V. The output can drive 2.5-V systems, and the inputs can be driven by 2.5-V, 3.3-V, or 5.0-V systems. When the VCCIO pins are tied to 3.3 V, the output can drive 3.3-V or 5.0-V systems. MultiVolt I/Os are not supported on 100-pin TQFP or 100-pin FineLine BGA packages.

| Table 7. FLEX 6000 MultiVolt I/O Support | | | | | | | |
|--|-------------------|------------------|-----|-----|-------------------|-----|-----|
| V _{CCINT} | V _{CCIO} | Input Signal (V) | | | Output Signal (V) | | |
| (V) | (V) | 2.5 | 3.3 | 5.0 | 2.5 | 3.3 | 5.0 |
| 3.3 | 2.5 | v | v | v | v | | |
| 3.3 | 3.3 | v | v | v | v (1) | v | v |
| 5.0 | 3.3 | | v | v | | v | v |
| 5.0 | 5.0 | | v | v | | | v |

Table 7 describes FLEX 6000 MultiVolt I/O support.

Note:

 When V_{CCIO} = 3.3 V, a FLEX 6000 device can drive a 2.5-V device that has 3.3-V tolerant inputs.

| FLEX 6000 | Programmable | Logic Device | Family Data | a Sheet |
|-----------|--------------|--------------|-------------|---------|
|-----------|--------------|--------------|-------------|---------|

| Table 10. JTAG Timing Parameters & Values | | | | |
|---|--|-----|-----|------|
| Symbol | Parameter | Min | Max | Unit |
| t _{JCP} | TCK clock period | 100 | | ns |
| t _{JCH} | TCK clock high time | 50 | | ns |
| t _{JCL} | TCK clock low time | 50 | | ns |
| t _{JPSU} | JTAG port setup time | 20 | | ns |
| t _{JPH} | JTAG port hold time | 45 | | ns |
| t _{JPCO} | JTAG port clock-to-output | | 25 | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns |
| t _{JSSU} | Capture register setup time | 20 | | ns |
| t _{JSH} | Capture register hold time | 45 | | ns |
| t _{JSCO} | Update register clock-to-output | | 35 | ns |
| t _{JSZX} | Update register high impedance to valid output | | 35 | ns |
| t _{JSXZ} | Update register valid output to high impedance | | 35 | ns |

Generic Testing

Each FLEX 6000 device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 6000 devices are made under conditions equivalent to those shown in Figure 17. Multiple test patterns can be used to configure devices during all stages of the production flow.

Figure 17. AC Test Conditions



Figure 18 shows the typical output drive characteristics of 5.0-V and 3.3-V FLEX 6000 devices with 5.0-V, 3.3-V, and 2.5-V V_{CCIO}. When V_{CCIO} = 5.0 V on EPF6016 devices, the output driver is compliant with the **PCI Local Bus Specification, Revision 2.2** for 5.0-V operation. When V_{CCIO} = 3.3 V on the EPF6010A and EPF6016A devices, the output driver is compliant with the **PCI Local Bus Specification, Revision 2.2** for 3.3-V operation.



| FLEX 6000 | Programmable | Logic Device | Family Da | ata Sheet |
|------------------|--------------|--------------|-----------|-----------|
|------------------|--------------|--------------|-----------|-----------|

| Table 20. IOE Timing Microparameters Note (1) | | | | |
|---|--|----------------|--|--|
| Symbol | Parameter | Conditions | | |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$ | C1 = 35 pF (2) | | |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off, V_{CCIO} = low voltage | C1 = 35 pF (3) | | |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on | C1 = 35 pF (4) | | |
| t _{XZ} | Output buffer disable delay | C1 = 5 pF | | |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$ | C1 = 35 pF (2) | | |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off, V_{CCIO} = low voltage | C1 = 35 pF (3) | | |
| t _{ZX3} | IOE output buffer enable delay, slow slew rate = on | C1 = 35 pF (4) | | |
| t _{IOE} | Output enable control delay | | | |
| t _{IN} | Input pad and buffer to FastTrack Interconnect delay | | | |
| t _{IN_DELAY} | Input pad and buffer to FastTrack Interconnect delay with additional delay turned on | | | |

| Symbol | Parameter | Conditions | | | |
|-----------------------|--|------------|--|--|--|
| t _{LOCAL} | LAB local interconnect delay | | | | |
| t _{ROW} | Row interconnect routing delay | (5) | | | |
| t _{COL} | Column interconnect routing delay | (5) | | | |
| t _{DIN_D} | Dedicated input to LE data delay | (5) | | | |
| t _{DIN_C} | Dedicated input to LE control delay | | | | |
| t _{LEGLOBAL} | LE output to LE control via internally-generated global signal delay | (5) | | | |
| t _{LABCARRY} | Routing delay for the carry-out of an LE driving the carry-in signal of a different LE in a different LAB | | | | |
| t _{LABCASC} | Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB | | | | |

| Table 22. External Reference Timing Parameters | | | | | |
|--|--|------------|--|--|--|
| Symbol | Parameter | Conditions | | | |
| t ₁ | Register-to-register test pattern | (6) | | | |
| t _{DRR} | Register-to-register delay via 4 LEs, 3 row interconnects, and 4 local interconnects | (7) | | | |

| Table 23. External Timing Parameters | | | | | |
|--------------------------------------|---|------------|--|--|--|
| Symbol | Parameter | Conditions | | | |
| t _{INSU} | Setup time with global clock at LE register | (8) | | | |
| t _{INH} | Hold time with global clock at LE register | (8) | | | |
| ^t оитсо | Clock-to-output delay with global clock with LE register using FastFLEX I/O pin | (8) | | | |

Notes to tables:

- Microparameters are timing delays contributed by individual architectural elements and cannot be measured explicitly.
- (2) Operating conditions: V_{CCIO} = 5.0 V ±5% for commercial use in 5.0-V FLEX 6000 devices. V_{CCIO} = 5.0 V ±10% for industrial use in 5.0-V FLEX 6000 devices. V_{CCIO} = 3.3 V ±10% for commercial or industrial use in 3.3-V FLEX 6000 devices.
 (3) Operating conditions:
- $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial use in 5.0-V FLEX 6000 devices. $V_{CCIO} = 2.5 \text{ V} \pm 0.2 \text{ V}$ for commercial or industrial use in 3.3-V FLEX 6000 devices.
- (4) Operating conditions: $V_{CCIO} = 2.5 \text{ V}, 3.3 \text{ V}, \text{ or } 5.0 \text{ V}.$
- (5) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (6) This timing parameter shows the delay of a register-to-register test pattern and is used to determine speed grades. There are 12 LEs, including source and destination registers. The row and column interconnects between the registers vary in length.
- (7) This timing parameter is shown for reference and is specified by characterization.
- (8) This timing parameter is specified by characterization.

Tables 24 through 28 show the timing information for EPF6010A and EPF6016A devices.

| Table 24. LE Timi | Table 24. LE Timing Microparameters for EPF6010A & EPF6016A Devices (Part 1 of 2) | | | | | | | | | |
|---------------------------|---|-------------|-----|-----|-----|-----|----|--|--|--|
| Parameter | | Speed Grade | | | | | | | | |
| | | -1 | | -2 | - | | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| ^t REG_TO_REG | | 1.2 | | 1.3 | | 1.7 | ns | | | |
| ^t CASC_TO_REG | | 0.9 | | 1.0 | | 1.2 | ns | | | |
| ^t CARRY_TO_REG | | 0.9 | | 1.0 | | 1.2 | ns | | | |
| ^t DATA_TO_REG | | 1.1 | | 1.2 | | 1.5 | ns | | | |
| ^t CASC_TO_OUT | | 1.3 | | 1.4 | | 1.8 | ns | | | |
| ^t CARRY_TO_OUT | | 1.6 | | 1.8 | | 2.3 | ns | | | |
| ^t DATA_TO_OUT | | 1.7 | | 2.0 | | 2.5 | ns | | | |
| t _{REG_TO_OUT} | | 0.4 | | 0.4 | | 0.5 | ns | | | |
| t _{su} | 0.9 | | 1.0 | | 1.3 | | ns | | | |
| t _H | 1.4 | | 1.7 | | 2.1 | | ns | | | |

| Parameter | | | Speed | Grade | | | Unit |
|-----------------------------|-----|-----|-------|-------|-----|-----|------|
| | - | 1 | -2 | | -3 | | 1 |
| Ī | Min | Max | Min | Max | Min | Max | |
| t _{co} | | 0.3 | | 0.4 | | 0.4 | ns |
| t _{CLR} | | 0.4 | | 0.4 | | 0.5 | ns |
| t _C | | 1.8 | | 2.1 | | 2.6 | ns |
| t _{LD_CLR} | | 1.8 | | 2.1 | | 2.6 | ns |
| t _{CARRY_TO_CARRY} | | 0.1 | | 0.1 | | 0.1 | ns |
| treg_to_carry | | 1.6 | | 1.9 | | 2.3 | ns |
| tDATA_TO_CARRY | | 2.1 | | 2.5 | | 3.0 | ns |
| tcarry_to_casc | | 1.0 | | 1.1 | | 1.4 | ns |
| tcasc_to_casc | | 0.5 | | 0.6 | | 0.7 | ns |
| t _{REG_TO_CASC} | | 1.4 | | 1.7 | | 2.1 | ns |
| tDATA_TO_CASC | | 1.1 | | 1.2 | | 1.5 | ns |
| t _{CH} | 2.5 | | 3.0 | | 3.5 | | ns |
| t _{CL} | 2.5 | | 3.0 | | 3.5 | | ns |

| Parameter | | | Speed | Grade | | | Unit |
|------------------|-----|-----|-------|-------|-----|-----|------|
| | - | 1 | -2 | | -3 | | |
| | Min | Max | Min | Max | Min | Max | |
| t _{OD1} | | 1.9 | | 2.2 | | 2.7 | ns |
| t _{OD2} | | 4.1 | | 4.8 | | 5.8 | ns |
| t _{OD3} | | 5.8 | | 6.8 | | 8.3 | ns |
| t _{xz} | | 1.4 | | 1.7 | | 2.1 | ns |
| t _{XZ1} | | 1.4 | | 1.7 | | 2.1 | ns |
| t _{xz2} | | 3.6 | | 4.3 | | 5.2 | ns |
| t _{xz3} | | 5.3 | | 6.3 | | 7.7 | ns |
| t _{IOE} | | 0.5 | | 0.6 | | 0.7 | ns |
| ^t ın | | 3.6 | | 4.1 | | 5.1 | ns |
| tin_delay | | 4.8 | | 5.4 | | 6.7 | ns |

| FLEX | 6000 | Programmable | Logic | Device | Family | Data | Sheet |
|------|------|--------------|-------|--------|--------|------|-------|
|------|------|--------------|-------|--------|--------|------|-------|

| Parameter | | Speed Grade | | | | | | | | |
|-----------------------|-----|-------------|-------|-----|-----|-----|----|--|--|--|
| | - | 1 | -2 -3 | | | | | | | |
| | Min | Max | Min | Max | Min | Max | | | | |
| t _{LOCAL} | | 0.7 | | 0.7 | | 1.0 | ns | | | |
| t _{ROW} | | 2.9 | | 3.2 | | 3.2 | ns | | | |
| ^t COL | | 1.2 | | 1.3 | | 1.4 | ns | | | |
| t _{DIN_D} | | 5.4 | | 5.7 | | 6.4 | ns | | | |
| t _{DIN_C} | | 4.3 | | 5.0 | | 6.1 | ns | | | |
| t _{LEGLOBAL} | | 2.6 | | 3.0 | | 3.7 | ns | | | |
| t LABCARRY | | 0.7 | | 0.8 | | 0.9 | ns | | | |
| t _{LABCASC} | | 1.3 | | 1.4 | | 1.8 | ns | | | |

| Table 27. Ex | Table 27. External Reference Timing Parameters for EPF6010A & EPF6016A Devices | | | | | | | | | |
|----------------|--|-----|------|-------|---------|-----|------|------|--|--|
| Parameter | Device | | | Speed | l Grade | | | Unit | | |
| | | - | 1 | | -2 | - | | | | |
| | | Min | Max | Min | Max | Min | Max | | | |
| t ₁ | EPF6010A | | 37.6 | | 43.6 | | 53.7 | ns | | |
| | EPF6016A | | 38.0 | | 44.0 | | 54.1 | ns | | |

| Table 28. Externa | Table 28. External Timing Parameters for EPF6010A & EPF6016A Devices | | | | | | | | | |
|--------------------|--|-------------|---------|-----|----------------|------|----|--|--|--|
| Parameter | | Speed Grade | | | | | | | | |
| | - | 1 | -2 | 2 | -; | 3 | | | | |
| | Min | Мах | Min | Max | Min | Мах | | | | |
| t _{INSU} | 2.1 (1) | | 2.4 (1) | | 3.3 (1) | | ns | | | |
| t _{INH} | 0.2 (2) | | 0.3 (2) | | 0.1 <i>(2)</i> | | ns | | | |
| t _{оитсо} | 2.0 | 7.1 | 2.0 | 8.2 | 2.0 | 10.1 | ns | | | |

Notes:

Setup times are longer when the *Increase Input Delay* option is turned on. The setup time values are shown with the *Increase Input Delay* option turned off.
 Hold time is zero when the *Increase Input Delay* option is turned on.

| Parameter | | | Speed | Grade | | | Unit |
|-----------------------|-----|-----|-------|-------|-----|------|------|
| | - | 1 | -2 | | - | | |
| | Min | Max | Min | Max | Min | Мах | |
| t _{OD1} | | 1.9 | | 2.1 | | 2.5 | ns |
| t _{OD2} | | 4.0 | | 4.4 | | 5.3 | ns |
| t _{OD3} | | 7.0 | | 7.8 | | 9.3 | ns |
| t _{XZ} | | 4.3 | | 4.8 | | 5.8 | ns |
| t _{XZ1} | | 4.3 | | 4.8 | | 5.8 | ns |
| t _{XZ2} | | 6.4 | | 7.1 | | 8.6 | ns |
| t _{XZ3} | | 9.4 | | 10.5 | | 12.6 | ns |
| t _{IOE} | | 0.5 | | 0.6 | | 0.7 | ns |
| t _{IN} | | 3.3 | | 3.7 | | 4.4 | ns |
| t _{IN_DELAY} | | 5.3 | | 5.9 | | 7.0 | ns |

| Parameter | | | Speed | l Grade | | | Unit |
|-----------------------|-----|-----|-------|---------|-----|-----|------|
| | | -1 | | -2 | - | | |
| | Min | Max | Min | Max | Min | Мах | |
| t _{LOCAL} | | 0.8 | | 0.8 | | 1.1 | ns |
| t _{ROW} | | 3.0 | | 3.1 | | 3.3 | ns |
| t _{COL} | | 3.0 | | 3.2 | | 3.4 | ns |
| t _{DIN_D} | | 5.4 | | 5.6 | | 6.2 | ns |
| t _{DIN_C} | | 4.6 | | 5.1 | | 6.1 | ns |
| t _{LEGLOBAL} | | 3.1 | | 3.5 | | 4.3 | ns |
| t _{LABCARRY} | | 0.6 | | 0.7 | | 0.8 | ns |
| t _{LABCASC} | | 0.3 | | 0.3 | | 0.4 | ns |

| Table 37. External Reference Timing Parameters for EPF6024A Devices | | | | | | | | |
|---|-------------|------|-----|------|-----|------|----|--|
| Parameter | Speed Grade | | | | | | | |
| | - | 1 | - | -2 | | 3 | | |
| | Min | Max | Min | Max | Min | Max | | |
| t ₁ | | 45.0 | | 50.0 | | 60.0 | ns | |

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

To better reflect actual designs, the power model (and the constant K in the power calculation equations shown above) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results, compared to measured power consumption for an actual design in a segmented interconnect FPGA.

Figure 20 shows the relationship between the current and operating frequency for EPF6010A, EPF6016, EPF6016A, and EPF6024A devices.