# E·XFL

#### Intel - EPF6024AQC208-1N Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	196
Number of Logic Elements/Cells	1960
Total RAM Bits	
Number of I/O	171
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf6024aqc208-1n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Functional Description	The FLEX 6000 OptiFLEX architecture consists of logic elements (LEs). Each LE includes a 4-input look-up table (LUT), which can implement any 4-input function, a register, and dedicated paths for carry and cascade chain functions. Because each LE contains a register, a design can be easily pipelined without consuming more LEs. The specified gate count for FLEX 6000 devices includes all LUTs and registers.
	LEs are combined into groups called logic array blocks (LABs); each LAB contains 10 LEs. The Altera software automatically places related LEs into the same LAB, minimizing the number of required interconnects. Each LAB can implement a medium-sized block of logic, such as a counter or multiplexer.
	Signal interconnections within FLEX 6000 devices—and to and from device pins—are provided via the routing structure of the FastTrack Interconnect. The routing structure is a series of fast, continuous row and column channels that run the entire length and width of the device. Any LE or pin can feed or be fed by any other LE or pin via the FastTrack Interconnect. See "FastTrack Interconnect" on page 17 of this data sheet for more information.
	Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer. Each IOE is placed next to an LAB, where it can be driven by the local interconnect of that LAB. This feature allows fast clock-to-output times of less than 8 ns when a pin is driven by any of the 10 LEs in the adjacent LAB. Also, any LE can drive any pin via the row and column interconnect. I/O pins can drive the LE registers via the row and column interconnect, providing setup times as low as 2 ns and hold times of 0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, and tri-state buffers.
	Figure 1 shows a block diagram of the FLEX 6000 OptiFLEX architecture. Each group of ten LEs is combined into an LAB, and the LABs are arranged into rows and columns. The LABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each FastTrack Interconnect row and column.



FLEX 6000 devices provide four dedicated, global inputs that drive the control inputs of the flipflops to ensure efficient distribution of high-speed, low-skew control signals. These inputs use dedicated routing channels that provide shorter delays and lower skews than the FastTrack Interconnect. These inputs can also be driven by internal logic, providing an ideal solution for a clock divider or an internally generated asynchronous clear signal that clears many registers in the device. The dedicated global routing structure is built into the device, eliminating the need to create a clock tree.

### **Logic Array Block**

An LAB consists of ten LEs, their associated carry and cascade chains, the LAB control signals, and the LAB local interconnect. The LAB provides the coarse-grained structure of the FLEX 6000 architecture, and facilitates efficient routing with optimum device utilization and high performance.

#### Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a 4-input LUT. The Altera software automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal.

#### Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a 3-input function; the other generates a carry output. As shown in Figure 7, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

The Altera software implements logic functions to use the arithmetic mode automatically where appropriate; the designer does not have to decide how the carry chain will be used.

#### **Counter Mode**

The counter mode offers counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in a LAB use counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. In addition, the Altera software automatically places registers that are not in the counter into other LABs.

The counter mode uses two 3-input LUTs: one generates the counter data and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load will override any signal carried on the cascade chain. The synchronous clear overrides the synchronous load. Either the counter enable or the up/down control may be used for a given counter. Moreover, the synchronous load can be used as a count enable by routing the register output into the data input automatically when requested by the designer.

The second LE of each LAB has a special function for counter mode; the carry-in of the LE can be driven by a fast feedback path from the register. This function gives a faster counter speed for counter carry chains starting in the second LE of an LAB.

The Altera software implements functions to use the counter mode automatically where appropriate. The designer does not have to decide how the carry chain will be used.

#### Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

#### Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the LAB-wide signals LABCTRL1 and LABCTRL2. The LE register has an asynchronous clear that can implement an asynchronous preset. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear or preset. Because the clear and preset functions are active-low, the Altera software automatically assigns a logic high to an unused clear or preset signal. The clear and preset logic is implemented in either the asynchronous clear or asynchronous preset mode, which is chosen during design entry (see Figure 8).

A row channel can be driven by an LE or by one of two column channels. These three signals feed a 3-to-1 multiplexer that connects to six specific row channels. Row channels drive into the local interconnect via multiplexers.

Each column of LABs is served by a dedicated column interconnect. The LEs in an LAB can drive the column interconnect. The LEs in an LAB, a column IOE, or a row interconnect can drive the column interconnect. The column interconnect can then drive another row's interconnect to route the signals to other LABs in the device. A signal from the column interconnect must be routed to the row interconnect before it can enter an LAB.

Each LE has a FastTrack Interconnect output and a local output. The FastTrack interconnect output can drive six row and two column lines directly; the local output drives the local interconnect. Each local interconnect channel driven by an LE can drive four row and two column channels. This feature provides additional flexibility, because each LE can drive any of ten row lines and four column lines.

In addition, LEs can drive global control signals. This feature is useful for distributing internally generated clock, asynchronous clear, and asynchronous preset signals. A pin-driven global signal can also drive data signals, which is useful for high-fan-out data signals.

Each LAB drives two groups of local interconnects, which allows an LE to drive two LABs, or 20 LEs, via the local interconnect. The row-to-local multiplexers are used more efficiently, because the multiplexers can now drive two LABs. Figure 10 shows how an LAB connects to row and column interconnects.





For improved routability, the row interconnect consists of full-length and half-length channels. The full-length channels connect to all LABs in a row; the half-length channels connect to the LABs in half of the row. In addition to providing a predictable, row-wide interconnect, this architecture provides increased routing resources. Two neighboring LABs can be connected using a half-length channel, which saves the other half of the channel for the other half of the row. One-third of the row channels are half-length channels.

Any LE can drive a pin through the

row and local

interconnect.

Each IOE drives a row or column interconnect when used as an input or bidirectional pin. A row IOE can drive up to six row lines; a column IOE can drive up to two column lines. The input path from the I/O pad to the FastTrack Interconnect has a programmable delay element that can be used to guarantee a zero hold time. Depending on the placement of the IOE relative to what it is driving, the designer may choose to turn on the programmable delay to ensure a zero hold time. Figure 13 shows how an IOE connects to a row interconnect, and Figure 14 shows how an IOE connects to a column interconnect.

IOE

•

•

IOE

FastFLEX I/O: An LE can drive a pin through the local interconnect for faster clock-to-output times.





LAB

Up to 10 IOEs are on either

side of a row. Each IOE can

channels, and each IOE data

and OE signal is driven by

the local interconnect.

drive up to six row





## SameFrame Pin-Outs

3.3-V FLEX 6000 devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support an EPF6016A device in a 100-pin FineLine BGA package or an EPF6024A device in a 256-pin FineLine BGA package.

The Altera software packages provide support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The Altera software packages generate pin-outs describing how to lay out a board to take advantage of this migration (see Figure 15).

#### MultiVolt I/O Interface

The FLEX 6000 device architecture supports the MultiVolt I/O interface feature, which allows FLEX 6000 devices to interface with systems of differing supply voltages. The EPF6016 device can be set for 3.3-V or 5.0-V I/O pin operation. This device has one set of  $V_{CC}$  pins for internal operation and input buffers (VCCINT), and another set for output drivers (VCCIO).

The VCCINT pins on 5.0-V FLEX 6000 devices must always be connected to a 5.0-V power supply. With a 5.0-V V<sub>CCINT</sub> level, input voltages are at TTL levels and are therefore compatible with 3.3-V and 5.0-V inputs.

The VCCIO pins on 5.0-V FLEX 6000 devices can be connected to either a 3.3-V or 5.0-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 5.0-V power supply, the output levels are compatible with 5.0-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels lower than 4.75 V incur a nominally greater timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ .

On 3.3-V FLEX 6000 devices, the VCCINT pins must be connected to a 3.3-V power supply. Additionally, 3.3-V FLEX 6000A devices can interface with 2.5-V, 3.3-V, or 5.0-V systems when the VCCIO pins are tied to 2.5 V. The output can drive 2.5-V systems, and the inputs can be driven by 2.5-V, 3.3-V, or 5.0-V systems. When the VCCIO pins are tied to 3.3 V, the output can drive 3.3-V or 5.0-V systems. MultiVolt I/Os are not supported on 100-pin TQFP or 100-pin FineLine BGA packages.

Table 7.	FLEX 600	00 MultiVo	lt I/O Sup	port			
V <sub>CCINT</sub>	V <sub>CCIO</sub>	Ing	out Signal	(V)	Out	put Signa	I (V)
(V)	(V)	2.5	3.3	5.0	2.5	3.3	5.0
3.3	2.5	v	v	v	v		
3.3	3.3	v	v	v	<b>v</b> (1)	v	v
5.0	3.3		v	v		v	v
5.0	5.0		v	v			v

Table 7 describes FLEX 6000 MultiVolt I/O support.

Note:

 When V<sub>CCIO</sub> = 3.3 V, a FLEX 6000 device can drive a 2.5-V device that has 3.3-V tolerant inputs.

FLEX 6000	Programmable	Logic Device	Family Data	a Sheet
-----------	--------------	--------------	-------------	---------

Table 1	0. JTAG Timing Parameters & Values			
Symbol	Parameter	Min	Max	Unit
t <sub>JCP</sub>	TCK clock period	100		ns
t <sub>JCH</sub>	TCK clock high time	50		ns
t <sub>JCL</sub>	TCK clock low time	50		ns
t <sub>JPSU</sub>	JTAG port setup time	20		ns
t <sub>JPH</sub>	JTAG port hold time	45		ns
t <sub>JPCO</sub>	JTAG port clock-to-output		25	ns
t <sub>JPZX</sub>	JTAG port high impedance to valid output		25	ns
t <sub>JPXZ</sub>	JTAG port valid output to high impedance		25	ns
t <sub>JSSU</sub>	Capture register setup time	20		ns
t <sub>JSH</sub>	Capture register hold time	45		ns
t <sub>JSCO</sub>	Update register clock-to-output		35	ns
t <sub>JSZX</sub>	Update register high impedance to valid output		35	ns
t <sub>JSXZ</sub>	Update register valid output to high impedance		35	ns

# **Generic Testing**

Each FLEX 6000 device is functionally tested. Complete testing of each configurable SRAM bit and all logic functionality ensures 100% configuration yield. AC test measurements for FLEX 6000 devices are made under conditions equivalent to those shown in Figure 17. Multiple test patterns can be used to configure devices during all stages of the production flow.

#### Figure 17. AC Test Conditions



FLEX 6000 Programmable Logic Device Family Data She
---

Table 1	Table 15. FLEX 6000 3.3-V Device Absolute Maximum Ratings       Note (1)						
Symbol	Parameter	Conditions	Min	Max	Unit		
V <sub>CC</sub>	Supply voltage	With respect to ground (2)	-0.5	4.6	V		
VI	DC input voltage		-2.0	5.75	V		
IOUT	DC output current, per pin		-25	25	mA		
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C		
T <sub>AMB</sub>	Ambient temperature	Under bias	-65	135	°C		
TJ	Junction temperature	PQFP, PLCC, and BGA packages		135	°C		

Table 1	Table 16. FLEX 6000 3.3-V Device Recommended Operating Conditions							
Symbol	Parameter	Conditions	Min	Max	Unit			
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
V <sub>CCIO</sub>	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V			
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V			
VI	Input voltage		-0.5	5.75	V			
Vo	Output voltage		0	V <sub>CCIO</sub>	V			
ТJ	Operating temperature	For commercial use	0	85	°C			
		For industrial use	-40	100	°C			
t <sub>R</sub>	Input rise time			40	ns			
t <sub>F</sub>	Input fall time			40	ns			

FLEX 6000 Frogrammable Logic Device Faining Data She	FLEX	6000	Programmable	Logic Device	Family Data	Sheet
--	------	------	--------------	--------------	-------------	-------

Table 1	Table 17. FLEX 6000 3.3-V Device DC Operating Conditions       Notes (5), (6)						
Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>IH</sub>	High-level input voltage		1.7		5.75	V	
V <sub>IL</sub>	Low-level input voltage		-0.5		0.8	V	
V <sub>OH</sub>	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V} (7)$	2.4			V	
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	V <sub>CCIO</sub> – 0.2			V	
	2.5-V high-level output voltage	$I_{OH} = -100 \ \mu A \ DC, \ V_{CCIO} = 2.30 \ V \ (7)$	2.1			V	
		$I_{OH}$ = -1 mA DC, $V_{CCIO}$ = 2.30 V (7)	2.0			V	
		$I_{OH}$ = -2 mA DC, $V_{CCIO}$ = 2.30 V (7)	1.7			V	
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 8 mA DC, V <sub>CCIO</sub> = 3.00 V (8)			0.45	V	
	3.3-V low-level CMOS output voltage	I <sub>OL</sub> = 0.1 mA DC, V <sub>CCIO</sub> = 3.00 V <i>(8)</i>			0.2	V	
	2.5-V low-level output voltage	I <sub>OL</sub> = 100 μA DC, V <sub>CCIO</sub> = 2.30 V <i>(8)</i>			0.2	V	
		I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (8)			0.4	V	
		I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (8)			0.7	V	
I <sub>I</sub>	Input pin leakage current	$V_1 = 5.3 V$ to ground (8)	-10		10	μΑ	
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_{O} = 5.3 V$ to ground (8)	-10		10	μA	
I <sub>CC0</sub>	V <sub>CC</sub> supply current (standby)	V <sub>I</sub> = ground, no load		0.5	5	mA	

Table 1	8. FLEX 6000 3.3-V Device Capa	citance Note (9)			
Symbol	Parameter	Conditions	Min	Max	Unit
CIN	Input capacitance for I/O pin	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF
CINCLK	Input capacitance for dedicated input	V <sub>IN</sub> = 0 V, f = 1.0 MHz		12	pF
C <sub>OUT</sub>	Output capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF

Notes to tables:

- 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
  (3) Numbers in parentheses are for industrial-temperature-range devices.
  (4) Maximum V<sub>CC</sub> rise time is 100 ms. V<sub>CC</sub> must rise monotonically.
  (5) Typical values are for T<sub>A</sub> = 25° C and V<sub>CC</sub> = 3.3 V.
  (6) These values are specified under Table 16 on page 33.
  (7) The I<sub>OH</sub> parameter refers to high-level TTL or CMOS output current.
  (8) The I<sub>OL</sub> parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
  (9) Capacitance is cample-tested only.

(9) Capacitance is sample-tested only.

See the Operating Requirements for Altera Devices Data Sheet.
 The minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.

# **Timing Model** The continuous, high-performance FastTrack Interconnect routing resources ensure predictable performance and accurate simulation and timing analysis. This predictable performance contrasts with that of FPGAs, which use a segmented connection scheme and therefore have unpredictable performance.

Device performance can be estimated by following the signal path from a source, through the interconnect, to the destination. For example, the registered performance between two LEs on the same row can be calculated by adding the following parameters:

- LE register clock-to-output delay ( $t_{CO+} t_{REG_TO_OUT}$ )
- Routing delay  $(t_{ROW} + t_{LOCAL})$
- LE LUT delay ( $t_{DATA\_TO\_REG}$ )
- LE register setup time  $(t_{SU})$

The routing delay depends on the placement of the source and destination LEs. A more complex registered path may involve multiple combinatorial LEs between the source and destination LEs.

Timing simulation and delay prediction are available with the Simulator and Timing Analyzer, or with industry-standard EDA tools. The Simulator offers both pre-synthesis functional simulation to evaluate logic design accuracy and post-synthesis timing simulation with 0.1-ns resolution. The Timing Analyzer provides point-to-point timing delay information, setup and hold time analysis, and device-wide performance analysis.

Figure 19 shows the overall timing model, which maps the possible routing paths to and from the various elements of the FLEX 6000 device.

Tables 19 through 21 describe the FLEX 6000 internal timing microparameters, which are expressed as worst-case values. Using hand calculations, these parameters can be used to estimate design performance. However, before committing designs to silicon, actual worst-case performance should be modeled using timing simulation and timing analysis. Tables 22 and 23 describe FLEX 6000 external timing parameters.

Symbol	Parameter	Conditions
t <sub>REG_TO_REG</sub>	LUT delay for LE register feedback in carry chain	
t <sub>CASC_TO_REG</sub>	Cascade-in to register delay	
t <sub>CARRY_</sub> TO_REG	Carry-in to register delay	
t <sub>DATA_TO_REG</sub>	LE input to register delay	
t <sub>CASC_TO_OUT</sub>	Cascade-in to LE output delay	
t <sub>CARRY_</sub> TO_OUT	Carry-in to LE output delay	
t <sub>DATA_TO_OUT</sub>	LE input to LE output delay	
t <sub>REG_TO_OUT</sub>	Register output to LE output delay	
t <sub>SU</sub>	LE register setup time before clock; LE register recovery time after asynchronous clear	
t <sub>H</sub>	LE register hold time after clock	
t <sub>CO</sub>	LE register clock-to-output delay	
t <sub>CLR</sub>	LE register clear delay	
t <sub>C</sub>	LE register control signal delay	
t <sub>LD_CLR</sub>	Synchronous load or clear delay in counter mode	
t <sub>CARRY_TO_CARRY</sub>	Carry-in to carry-out delay	
t <sub>REG_TO_CARRY</sub>	Register output to carry-out delay	
t <sub>DATA_TO_CARRY</sub>	LE input to carry-out delay	
t <sub>CARRY_TO_CASC</sub>	Carry-in to cascade-out delay	
t <sub>CASC_TO_CASC</sub>	Cascade-in to cascade-out delay	
t <sub>REG_TO_CASC</sub>	Register-out to cascade-out delay	
t <sub>DATA_TO_CASC</sub>	LE input to cascade-out delay	
t <sub>CH</sub>	LE register clock high time	
t <sub>CL</sub>	LE register clock low time	

<b>FLEX 6000</b>	Programmable	Logic Device	Family Da	ata Sheet
------------------	--------------	--------------	-----------	-----------

Table 20. IOE Timing Microparameters     Note (1)				
Symbol	Parameter	Conditions		
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)		
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off, $V_{CCIO}$ = low voltage	C1 = 35 pF (3)		
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on	C1 = 35 pF (4)		
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off, $V_{CCIO} = V_{CCINT}$	C1 = 35 pF (2)		
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off, $V_{CCIO}$ = low voltage	C1 = 35 pF (3)		
t <sub>ZX3</sub>	IOE output buffer enable delay, slow slew rate = on	C1 = 35 pF (4)		
t <sub>IOE</sub>	Output enable control delay			
t <sub>IN</sub>	Input pad and buffer to FastTrack Interconnect delay			
t <sub>IN_DELAY</sub>	Input pad and buffer to FastTrack Interconnect delay with additional delay turned on			

Symbol	Parameter	Conditions			
t <sub>LOCAL</sub>	LAB local interconnect delay				
t <sub>ROW</sub>	Row interconnect routing delay (5)				
t <sub>COL</sub>	Column interconnect routing delay	(5)			
t <sub>DIN_D</sub>	Dedicated input to LE data delay	(5)			
t <sub>DIN_C</sub>	Dedicated input to LE control delay				
t <sub>LEGLOBAL</sub>	LE output to LE control via internally-generated global signal delay	(5)			
t <sub>LABCARRY</sub>	Routing delay for the carry-out of an LE driving the carry-in signal of a different LE in a different LAB				
t <sub>LABCASC</sub>	Routing delay for the cascade-out signal of an LE driving the cascade-in signal of a different LE in a different LAB				

Table 22. External Reference Timing Parameters				
Symbol	Parameter	Conditions		
t <sub>1</sub>	Register-to-register test pattern	(6)		
t <sub>DRR</sub>	Register-to-register delay via 4 LEs, 3 row interconnects, and 4 local interconnects	(7)		

Table 33. External Timing Parameters for EPF6016 Devices					
Parameter		Unit			
	-2		-3		
	Min	Max	Min	Max	
t <sub>INSU</sub>	3.2		4.1		ns
t <sub>INH</sub>	0.0		0.0		ns
t <sub>оитсо</sub>	2.0	7.9	2.0	9.9	ns

Tables 34 through 38 show the timing information for EPF6024A devices.

Table 34. LE Timing Microparameters for EPF6024A Devices							
Parameter		Speed Grade					Unit
	-1		-2		-3		
	Min	Max	Min	Max	Min	Max	
t <sub>REG_TO_REG</sub>		1.2		1.3		1.6	ns
t <sub>CASC_TO_REG</sub>		0.7		0.8		1.0	ns
t <sub>CARRY_TO_REG</sub>		1.6		1.8		2.2	ns
t <sub>DATA_TO_REG</sub>		1.3		1.4		1.7	ns
t <sub>CASC_TO_OUT</sub>		1.2		1.3		1.6	ns
t <sub>CARRY_TO_OUT</sub>		2.0		2.2		2.6	ns
t <sub>DATA_TO_OUT</sub>		1.8		2.1		2.6	ns
t <sub>REG_TO_OUT</sub>		0.3		0.3		0.4	ns
t <sub>SU</sub>	0.9		1.0		1.2		ns
t <sub>H</sub>	1.3		1.4		1.7		ns
t <sub>CO</sub>		0.2		0.3		0.3	ns
t <sub>CLR</sub>		0.3		0.3		0.4	ns
t <sub>C</sub>		1.9		2.1		2.5	ns
t <sub>LD_CLR</sub>		1.9		2.1		2.5	ns
t <sub>CARRY_TO_CARRY</sub>		0.2		0.2		0.3	ns
t <sub>REG_TO_CARRY</sub>		1.4		1.6		1.9	ns
t <sub>DATA_TO_CARRY</sub>		1.3		1.4		1.7	ns
t <sub>CARRY_TO_CASC</sub>		1.1		1.2		1.4	ns
t <sub>CASC_TO_CASC</sub>		0.7		0.8		1.0	ns
t <sub>REG_TO_CASC</sub>		1.4		1.6		1.9	ns
t <sub>DATA_TO_CASC</sub>		1.0		1.1		1.3	ns
t <sub>CH</sub>	2.5		3.0		3.5		ns
t <sub>CL</sub>	2.5		3.0		3.5		ns

This calculation provides an  $I_{CC}$  estimate based on typical conditions with no output load. The actual  $I_{CC}$  should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

To better reflect actual designs, the power model (and the constant K in the power calculation equations shown above) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results, compared to measured power consumption for an actual design in a segmented interconnect FPGA.

Figure 20 shows the relationship between the current and operating frequency for EPF6010A, EPF6016, EPF6016A, and EPF6024A devices.

#### **Operating Modes**

The FLEX 6000 architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. This process of physically loading the SRAM data into a FLEX 6000 device is known as configuration. During initialization—a process that occurs immediately after configuration—the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. The configuration and initialization processes of a device are referred to as *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow FLEX 6000 devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming user-mode operation. The entire reconfiguration process requires less than 100 ms and is used to dynamically reconfigure an entire system. Also, in-field system upgrades can be performed by distributing new configuration files.

#### **Configuration Schemes**

The configuration data for a FLEX 6000 device can be loaded with one of three configuration schemes, which is chosen on the basis of the target application. An EPC1 or EPC1441 configuration device or intelligent controller can be used to control the configuration of a FLEX 6000 device, allowing automatic configuration on system power-up.

Multiple FLEX 6000 devices can be configured in any of the three configuration schemes by connecting the configuration enable input (nCE) and configuration enable output (nCEO) pins on each device.

Table 40 shows the data sources for each configuration scheme.

Table 40. Configuration Schemes				
Configuration Scheme	Data Source			
Configuration device	EPC1 or EPC1441 configuration device			
Passive serial (PS)	BitBlaster <sup>™</sup> , ByteBlasterMV <sup>™</sup> , or MasterBlaster <sup>™</sup> download cables, or serial data source			
Passive serial asynchronous (PSA)	BitBlaster, ByteBlasterMV, or MasterBlaster download cables, or serial data source			

Device Pin-<br/>OutsSee the Altera web site (http://www.altera.com) or the Altera Digital<br/>Library for pin-out information.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Customer Marketing: (408) 544-7104 Literature Services: (888) 3-ALTERA lit\_req@altera.com Altera, BitBlaster, ByteBlasterMV, FastFlex, FastTrack, FineLine BGA, FLEX, MasterBlaster, MAX+PLUS II, MegaCore, MultiVolt, OptiFLEX, Quartus, SameFrame, and specific device designations are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera acknowledges the trademarks of other organizations for their respective products or services mentioned in this document, specifically: Verilog is a registered trademark of and Verilog-XL is a trademarks of Cadence Design Systems, Inc. DATA I/O is a registered trademark of Data I/O Corporation. HP is a registered trademark of Faemplar Logic, Inc. Pentium is a registered trademark of Intel Corporation. Mentor Graphics is a registered trademark of Mentor Graphics Corporation. OrCAD is a registered trademark of OrCAD Systems, Corporation. SPARCstation is a registered trademark of SPARC International, Inc. and is licensed exclusively to Sun Microsystems, Inc. Sun Workstation is a registered trademark of SPARC International, Inc. and is licensed exclusively to Sun Microsystems, Inc. Sun Workstation is a registered trademark of Viewlogic Systems, Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. Viewlogic is a registered trademark of Viewlogic Systems, Inc. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out

of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Copyright  $\ensuremath{\textcircled{O}}$  2001 Altera Corporation. All rights reserved.

**Altera Corporation** 

Printed on Recycled Paper.

52