



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	196
Number of Logic Elements/Cells	1960
Total RAM Bits	-
Number of I/O	117
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epf6024atc144-2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 4 shows FLEX 6000 performance for more complex designs.

Application	LEs Used		Performance		
		-1 Speed Grade	-2 Speed Grade	-3 Speed Grade	
8-bit, 16-tap parallel finite impulse response (FIR) filter	599	94	80	72	MSPS
8-bit, 512-point fast Fourier transform (FFT) function	1,182	75 63	89 53	109 43	μS MHz
a16450 universal asynchronous receiver/transmitter (UART)	487	36	30	25	MHz
PCI bus target with zero wait states	609	56	49	42	MHz

Note:

FLEX 6000 devices are supported by Altera development systems; a single, integrated package that offers schematic, text (including AHDL), and waveform design entry, compilation and logic synthesis, full simulation and worst-case timing analysis, and device configuration. The Altera software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX workstation-based EDA tools.

The Altera software works easily with common gate array EDA tools for synthesis and simulation. For example, the Altera software can generate Verilog HDL files for simulation with tools such as Cadence Verilog-XL. Additionally, the Altera software contains EDA libraries that use device-specific features such as carry chains which are used for fast counter and arithmetic functions. For instance, the Synopsys Design Compiler library supplied with the Altera development systems include DesignWare functions that are optimized for the FLEX 6000 architecture.

The Altera development system runs on Windows-based PCs, Sun SPARCstations, and HP 9000 Series 700/800.

f See the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet for more information.

⁽¹⁾ The applications in this table were created using Altera MegaCoreTM functions.

Functional Description

The FLEX 6000 OptiFLEX architecture consists of logic elements (LEs). Each LE includes a 4-input look-up table (LUT), which can implement any 4-input function, a register, and dedicated paths for carry and cascade chain functions. Because each LE contains a register, a design can be easily pipelined without consuming more LEs. The specified gate count for FLEX 6000 devices includes all LUTs and registers.

LEs are combined into groups called logic array blocks (LABs); each LAB contains 10 LEs. The Altera software automatically places related LEs into the same LAB, minimizing the number of required interconnects. Each LAB can implement a medium-sized block of logic, such as a counter or multiplexer.


Signal interconnections within FLEX 6000 devices—and to and from device pins—are provided via the routing structure of the FastTrack Interconnect. The routing structure is a series of fast, continuous row and column channels that run the entire length and width of the device. Any LE or pin can feed or be fed by any other LE or pin via the FastTrack Interconnect. See "FastTrack Interconnect" on page 17 of this data sheet for more information.

Each I/O pin is fed by an I/O element (IOE) located at the end of each row and column of the FastTrack Interconnect. Each IOE contains a bidirectional I/O buffer. Each IOE is placed next to an LAB, where it can be driven by the local interconnect of that LAB. This feature allows fast clock-to-output times of less than 8 ns when a pin is driven by any of the 10 LEs in the adjacent LAB. Also, any LE can drive any pin via the row and column interconnect. I/O pins can drive the LE registers via the row and column interconnect, providing setup times as low as 2 ns and hold times of 0 ns. IOEs provide a variety of features, such as JTAG BST support, slew-rate control, and tri-state buffers.


Figure 1 shows a block diagram of the FLEX 6000 OptiFLEX architecture. Each group of ten LEs is combined into an LAB, and the LABs are arranged into rows and columns. The LABs are interconnected by the FastTrack Interconnect. IOEs are located at the end of each FastTrack Interconnect row and column.


Figure 7. LE Operating Modes

Normal Mode



Arithmetic Mode





Notes:

- (1) The register feedback multiplexer is available on LE 2 of each LAB.
- (2) The data1 and data2 input signals can supply a clock enable, up or down control, or register feedback signals for all LEs other than the second LE in an LAB.
- 3) The LAB-wide synchronous clear and LAB-wide synchronous load affect all registers in an LAB.

Normal Mode

The normal mode is suitable for general logic applications, combinatorial functions, or wide decoding functions that can take advantage of a cascade chain. In normal mode, four data inputs from the LAB local interconnect and the carry-in are inputs to a 4-input LUT. The Altera software automatically selects the carry-in or the DATA3 signal as one of the inputs to the LUT. The LUT output can be combined with the cascade-in signal to form a cascade chain through the cascade-out signal.

Arithmetic Mode

The arithmetic mode is ideal for implementing adders, accumulators, and comparators. An LE in arithmetic mode uses two 3-input LUTs. One LUT computes a 3-input function; the other generates a carry output. As shown in Figure 7, the first LUT uses the carry-in signal and two data inputs from the LAB local interconnect to generate a combinatorial or registered output. For example, when implementing an adder, this output is the sum of three signals: DATA1, DATA2, and carry-in. The second LUT uses the same three signals to generate a carry-out signal, thereby creating a carry chain. The arithmetic mode also supports simultaneous use of the cascade chain.

The Altera software implements logic functions to use the arithmetic mode automatically where appropriate; the designer does not have to decide how the carry chain will be used.

Counter Mode

The counter mode offers counter enable, synchronous up/down control, synchronous clear, and synchronous load options. The counter enable and synchronous up/down control signals are generated from the data inputs of the LAB local interconnect. The synchronous clear and synchronous load options are LAB-wide signals that affect all registers in the LAB. Consequently, if any of the LEs in a LAB use counter mode, other LEs in that LAB must be used as part of the same counter or be used for a combinatorial function. In addition, the Altera software automatically places registers that are not in the counter into other LABs.

The counter mode uses two 3-input LUTs: one generates the counter data and the other generates the fast carry bit. A 2-to-1 multiplexer provides synchronous loading, and another AND gate provides synchronous clearing. If the cascade function is used by an LE in counter mode, the synchronous clear or load will override any signal carried on the cascade chain. The synchronous clear overrides the synchronous load.

Either the counter enable or the up/down control may be used for a given counter. Moreover, the synchronous load can be used as a count enable by routing the register output into the data input automatically when requested by the designer.

The second LE of each LAB has a special function for counter mode; the carry-in of the LE can be driven by a fast feedback path from the register. This function gives a faster counter speed for counter carry chains starting in the second LE of an LAB.

The Altera software implements functions to use the counter mode automatically where appropriate. The designer does not have to decide how the carry chain will be used.


Internal Tri-State Emulation

Internal tri-state emulation provides internal tri-states without the limitations of a physical tri-state bus. In a physical tri-state bus, the tri-state buffers' output enable (OE) signals select which signal drives the bus. However, if multiple OE signals are active, contending signals can be driven onto the bus. Conversely, if no OE signals are active, the bus will float. Internal tri-state emulation resolves contending tri-state buffers to a low value and floating buses to a high value, thereby eliminating these problems. The Altera software automatically implements tri-state bus functionality with a multiplexer.

Clear & Preset Logic Control

Logic for the programmable register's clear and preset functions is controlled by the LAB-wide signals LABCTRL1 and LABCTRL2. The LE register has an asynchronous clear that can implement an asynchronous preset. Either LABCTRL1 or LABCTRL2 can control the asynchronous clear or preset. Because the clear and preset functions are active-low, the Altera software automatically assigns a logic high to an unused clear or preset signal. The clear and preset logic is implemented in either the asynchronous clear or asynchronous preset mode, which is chosen during design entry (see Figure 8).

Figure 8. LE Clear & Preset Modes



Asynchronous Clear

The flipflop can be cleared by either LABCTRL1 or LABCTRL2.

Asynchronous Preset

An asynchronous preset is implemented with an asynchronous clear. The Altera software provides preset control by using the clear and inverting the input and output of the register. Inversion control is available for the inputs to both LEs and IOEs. Therefore, this technique can be used when a register drives logic or drives a pin.

In addition to the two clear and preset modes, FLEX 6000 devices provide a chip-wide reset pin (DEV_CLRn) that can reset all registers in the device. The option to use this pin is set in the Altera software before compilation. The chip-wide reset overrides all other control signals. Any register with an asynchronous preset will be preset when the chip-wide reset is asserted because of the inversion technique used to implement the asynchronous preset.

The Altera software can use a programmable NOT-gate push-back technique to emulate simultaneous preset and clear or asynchronous load. However, this technique uses an additional three LEs per register.

FastTrack Interconnect

In the FLEX 6000 OptiFLEX architecture, connections between LEs and device I/O pins are provided by the FastTrack Interconnect, a series of continuous horizontal and vertical routing channels that traverse the device. This global routing structure provides predictable performance, even for complex designs. In contrast, the segmented routing in FPGAs requires switch matrices to connect a variable number of routing paths, increasing the delays between logic resources and reducing performance.

Table 5 summarizes the FastTrack Interconnect resources available in each FLEX 6000 device.

Table 5. FLEX 600	Table 5. FLEX 6000 FastTrack Interconnect Resources						
Device	Rows	Channels per Row	Columns	Channels per Column			
EPF6010A	4	144	22	20			
EPF6016 EPF6016A	6	144	22	20			
EPF6024A	7	186	28	30			

In addition to general-purpose I/O pins, FLEX 6000 devices have four dedicated input pins that provide low-skew signal distribution across the device. These four inputs can be used for global clock and asynchronous clear control signals. These signals are available as control signals for all LEs in the device. The dedicated inputs can also be used as general-purpose data inputs because they can feed the local interconnect of each LAB in the device. Using dedicated inputs to route data signals provides a fast path for high fan-out signals.

The local interconnect from LABs located at either end of two rows can drive a global control signal. For instance, in an EPF6016 device, LABs C1, D1, C22, and D22 can all drive global control signals. When an LE drives a global control signal, the dedicated input pin that drives that signal cannot be used. Any LE in the device can drive a global control signal by driving the FastTrack Interconnect into the appropriate LAB. To minimize delay, however, the Altera software places the driving LE in the appropriate LAB. The LE-driving-global signal feature is optimized for speed for control signals; regular data signals are better routed on the FastTrack Interconnect and do not receive any advantage from being routed on global signals. This LE-driving-global control signal feature is controlled by the designer and is not used automatically by the Altera software. See Figure 11.

Figure 15. SameFrame Pin-Out Example




Table 6 lists the 3.3-V FLEX 6000 devices with the Same Frame pin-out feature.

Table 6. 3.3-V FLEX 6000 Devices with SameFrame Pin-Outs					
Device	256-Pin FineLine BGA				
EPF6016A	V	V			
EPF6024A		V			

Output Configuration

This section discusses slew-rate control, the MultiVolt I/O interface, power sequencing, and hot-socketing for FLEX 6000 devices.

Slew-Rate Control

The output buffer in each IOE has an adjustable output slew-rate that can be configured for low-noise or high-speed performance. A slower slew-rate reduces system noise and adds a maximum delay of 6.8 ns. The fast slew-rate should be used for speed-critical outputs in systems that are adequately protected against noise. Designers can specify the slew-rate on a pin-by-pin basis during design entry or assign a default slew rate to all pins on a device-wide basis. The slew-rate setting affects only the falling edge of the output.

Open-drain output pins on 5.0-V or 3.3-V FLEX 6000 devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a $V_{\rm IH}$ of 3.5 V. When the open-drain pin is active, it will drive low. When the pin is inactive, the trace will be pulled up to 5.0 V by the resistor. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The $I_{\rm OL}$ current specification should be considered when selecting a pull-up resistor.

Output pins on 5.0-V FLEX 6000 devices with V_{CCIO} = 3.3 V or 5.0 V (with a pull-up resistor to the 5.0-V supply) can also drive 5.0-V CMOS input pins. In this case, the pull-up transistor will turn off when the pin voltage exceeds 3.3 V. Therefore, the pin does not have to be open-drain.

Power Sequencing & Hot-Socketing

Because FLEX 6000 family devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{CCIO}$ and $\rm V_{CCINT}$ power planes can be powered in any order.

Signals can be driven into 3.3-V FLEX 6000 devices before and during power up without damaging the device. Additionally, FLEX 6000 devices do not drive out during power up. Once operating conditions are reached, FLEX 6000 devices operate as specified by the user.

IEEE Std. 1149.1 (JTAG) Boundary-Scan Support

All FLEX 6000 devices provide JTAG BST circuitry that comply with the IEEE Std. 1149.1-1990 specification. Table 8 shows JTAG instructions for FLEX 6000 devices. JTAG BST can be performed before or after configuration, but not during configuration (except when you disable JTAG support in user mode).

See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information on JTAG BST circuitry.

Table 8. FLEX 6000	Table 8. FLEX 6000 JTAG Instructions			
JTAG Instruction	Description			
SAMPLE/PRELOAD	Allows a snapshot of the signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern to be output at the device pins.			
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test result at the input pins.			
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation.			

Table 1	Table 15. FLEX 6000 3.3-V Device Absolute Maximum Ratings Note (1)					
Symbol	Parameter	Conditions	Min	Max	Unit	
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V	
V _I	DC input voltage		-2.0	5.75	٧	
I _{OUT}	DC output current, per pin		-25	25	mA	
T _{STG}	Storage temperature	No bias	-65	150	° C	
T _{AMB}	Ambient temperature	Under bias	-65	135	° C	
T _J	Junction temperature	PQFP, PLCC, and BGA packages		135	° C	

Table 1	6. FLEX 6000 3.3-V Device Rec	ommended Operating Condition	ons		
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
V _{CCIO}	Supply voltage for output buffers, 3.3-V operation	(3), (4)	3.00 (3.00)	3.60 (3.60)	V
	Supply voltage for output buffers, 2.5-V operation	(3), (4)	2.30 (2.30)	2.70 (2.70)	V
VI	Input voltage		-0.5	5.75	٧
V _O	Output voltage		0	V _{CCIO}	V
T_J	Operating temperature	For commercial use	0	85	° C
		For industrial use	-40	100	° C
t _R	Input rise time			40	ns
t _F	Input fall time			40	ns

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IH}	High-level input voltage		1.7		5.75	٧
V _{IL}	Low-level input voltage		-0.5		0.8	٧
V _{OH}	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	2.4			V
	3.3-V high-level CMOS output voltage	$I_{OH} = -0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	V _{CCIO} - 0.2			V
	2.5-V high-level output voltage	$I_{OH} = -100 \mu A DC, V_{CCIO} = 2.30 V (7)$	2.1			٧
		I _{OH} = -1 mA DC, V _{CCIO} = 2.30 V (7)	2.0			٧
		$I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)	1.7			٧
V _{OL}	3.3-V low-level TTL output voltage	I_{OL} = 8 mA DC, V_{CCIO} = 3.00 V (8)			0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V } (8)$			0.2	V
	2.5-V low-level output voltage	$I_{OL} = 100 \mu A DC, V_{CCIO} = 2.30 V (8)$			0.2	٧
		I _{OL} = 1 mA DC, V _{CCIO} = 2.30 V (8)			0.4	٧
		I _{OL} = 2 mA DC, V _{CCIO} = 2.30 V (8)			0.7	٧
I _I	Input pin leakage current	V _I = 5.3 V to ground (8)	-10		10	μΑ
l _{OZ}	Tri-stated I/O pin leakage current	$V_O = 5.3 \text{ V to ground } (8)$	-10		10	μΑ
Icco	V _{CC} supply current (standby)	V _I = ground, no load		0.5	5	mA

Table 1	8. FLEX 6000 3.3-V Device Capa	citance Note (9)			
Symbol	Parameter	Conditions	Min	Max	Unit
C _{IN}	Input capacitance for I/O pin	V _{IN} = 0 V, f = 1.0 MHz		8	pF
C _{INCLK}	Input capacitance for dedicated input	$V_{IN} = 0 V$, $f = 1.0 MHz$		12	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V, f = 1.0 MHz		8	pF

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) The minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V or overshoot to 5.75 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) Numbers in parentheses are for industrial-temperature-range devices.

- (4) Maximum V_{CC} rise time is 100 ms. V_{CC} must rise monotonically.
 (5) Typical values are for T_A = 25° C and V_{CC} = 3.3 V.
 (6) These values are specified under Table 16 on page 33.
 (7) The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (8) The I_{OL} parameter refers to low-level TTL, PCI, or CMOS output current. This parameter applies to open-drain pins as well as output pins.
- (9) Capacitance is sample-tested only.

Figure 18 shows the typical output drive characteristics of 5.0-V and 3.3-V FLEX 6000 devices with 5.0-V, 3.3-V, and 2.5-V $V_{\rm CCIO}$. When $V_{\rm CCIO}=5.0$ V on EPF6016 devices, the output driver is compliant with the *PCI Local Bus Specification, Revision* 2.2 for 5.0-V operation. When $V_{\rm CCIO}=3.3$ V on the EPF6010A and EPF6016A devices, the output driver is compliant with the *PCI Local Bus Specification, Revision* 2.2 for 3.3-V operation.

Figure 18. Output Drive Characteristics




Table 23. External Timing Parameters			
Symbol	Parameter	Conditions	
t _{INSU}	Setup time with global clock at LE register	(8)	
t _{INH}	Hold time with global clock at LE register	(8)	
t _{оитсо}	Clock-to-output delay with global clock with LE register using FastFLEX I/O pin	(8)	

Notes to tables:

- Microparameters are timing delays contributed by individual architectural elements and cannot be measured explicitly.
- (2) Operating conditions:
 - $\hat{V_{CCIO}} = \widecheck{5}.0~V \pm 5\%$ for commercial use in 5.0-V FLEX 6000 devices.
 - $V_{CCIO} = 5.0 \text{ V} \pm 10\%$ for industrial use in 5.0-V FLEX 6000 devices.
 - $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial use in 3.3-V FLEX 6000 devices.
- (3) Operating conditions:
 - $V_{CCIO} = 3.3 \text{ V} \pm 10\%$ for commercial or industrial use in 5.0-V FLEX 6000 devices.
 - V_{CCIO} = 2.5 V ±0.2 V for commercial or industrial use in 3.3-V FLEX 6000 devices.
- (4) Operating conditions:
 - $V_{\text{CCIO}} = 2.5 \text{ V}, 3.3 \text{ V}, \text{ or } 5.0 \text{ V}.$
- (5) These parameters are worst-case values for typical applications. Post-compilation timing simulation and timing analysis are required to determine actual worst-case performance.
- (6) This timing parameter shows the delay of a register-to-register test pattern and is used to determine speed grades. There are 12 LEs, including source and destination registers. The row and column interconnects between the registers vary in length.
- 7) This timing parameter is shown for reference and is specified by characterization.
- (8) This timing parameter is specified by characterization.

Tables 24 through 28 show the timing information for EPF6010A and EPF6016A devices.

Parameter		Speed Grade							
	-1		-	-2		3	1		
	Min	Max	Min	Max	Min	Max			
treg_to_reg		1.2		1.3		1.7	ns		
[†] CASC_TO_REG		0.9		1.0		1.2	ns		
t _{CARRY_TO_REG}		0.9		1.0		1.2	ns		
^t DATA_TO_REG		1.1		1.2		1.5	ns		
tcasc_to_out		1.3		1.4		1.8	ns		
t _{CARRY_TO_OUT}		1.6		1.8		2.3	ns		
t _{DATA_TO_OUT}		1.7		2.0		2.5	ns		
t _{REG_TO_OUT}		0.4		0.4		0.5	ns		
t _{su}	0.9		1.0		1.3		ns		
t _H	1.4		1.7		2.1		ns		

Parameter	Speed Grade							
	-	-1		-2		3		
	Min	Max	Min	Max	Min	Max		
t _{co}		0.3		0.4		0.4	ns	
t _{CLR}		0.4		0.4		0.5	ns	
t _C		1.8		2.1		2.6	ns	
t _{LD_CLR}		1.8		2.1		2.6	ns	
tCARRY_TO_CARRY		0.1		0.1		0.1	ns	
tREG_TO_CARRY		1.6		1.9		2.3	ns	
tDATA_TO_CARRY		2.1		2.5		3.0	ns	
tCARRY_TO_CASC		1.0		1.1		1.4	ns	
t _{CASC_TO_CASC}		0.5		0.6		0.7	ns	
tREG_TO_CASC		1.4		1.7		2.1	ns	
t _{DATA_TO_CASC}		1.1		1.2		1.5	ns	
^t ch	2.5		3.0		3.5		ns	
^t CL	2.5		3.0		3.5		ns	

Parameter	Speed Grade							
	-1		-2		-3		1	
	Min	Max	Min	Max	Min	Max		
t _{OD1}		1.9		2.2		2.7	ns	
t _{OD2}		4.1		4.8		5.8	ns	
t _{OD3}		5.8		6.8		8.3	ns	
t_{XZ}		1.4		1.7		2.1	ns	
t _{XZ1}		1.4		1.7		2.1	ns	
t _{XZ2}		3.6		4.3		5.2	ns	
t _{XZ3}		5.3		6.3		7.7	ns	
t _{IOE}		0.5		0.6		0.7	ns	
t _{IN}		3.6		4.1		5.1	ns	
^t IN DELAY		4.8		5.4		6.7	ns	

Parameter	Speed Grade							
	-	-1		2	-3		1	
	Min	Max	Min	Max	Min	Max		
t _{LOCAL}		0.7		0.7		1.0	ns	
t _{ROW}		2.9		3.2		3.2	ns	
t _{COL}		1.2		1.3		1.4	ns	
t _{DIN_D}		5.4		5.7		6.4	ns	
t _{DIN_C}		4.3		5.0		6.1	ns	
t LEGLOBAL		2.6		3.0		3.7	ns	
t _{LABCARRY}		0.7		0.8		0.9	ns	
t _{LABCASC}		1.3		1.4		1.8	ns	

Table 27. External Reference Timing Parameters for EPF6010A & EPF6016A Devices								
Parameter	Device	Speed Grade						
		-1		-2		-3		
		Min	Max	Min	Max	Min	Max	
t ₁	EPF6010A		37.6		43.6		53.7	ns
	EPF6016A		38.0		44.0		54.1	ns

Table 28. External Timing Parameters for EPF6010A & EPF6016A Devices								
Parameter	Speed Grade							
	-1		-2		-3		1	
	Min	Max	Min	Max	Min	Max		
t _{INSU}	2.1 (1)		2.4 (1)		3.3 (1)		ns	
t _{INH}	0.2 (2)		0.3 (2)		0.1 (2)		ns	
t _{оитсо}	2.0	7.1	2.0	8.2	2.0	10.1	ns	

Notes:

Setup times are longer when the *Increase Input Delay* option is turned on. The setup time values are shown with the *Increase Input Delay* option turned off.
 Hold time is zero when the *Increase Input Delay* option is turned on.

Tables 29 through 33 show the timing information for EPF6016 devices.

Parameter	Speed Grade					
	-	2	-3		1	
	Min	Max	Min	Max		
t _{REG_TO_REG}		2.2		2.8	ns	
t _{CASC_TO_REG}		0.9		1.2	ns	
t _{CARRY_TO_REG}		1.6		2.1	ns	
t _{DATA_TO_REG}		2.4		3.0	ns	
t _{CASC_TO_OUT}		1.3		1.7	ns	
t _{CARRY_TO_OUT}		2.4		3.0	ns	
t _{DATA_TO_OUT}		2.7		3.4	ns	
t _{REG_TO_OUT}		0.3		0.5	ns	
t_{SU}	1.1		1.6		ns	
t _H	1.8		2.3		ns	
t_{CO}		0.3		0.4	ns	
t _{CLR}		0.5		0.6	ns	
t_C		1.2		1.5	ns	
t _{LD_CLR}		1.2		1.5	ns	
t _{CARRY_TO_CARRY}		0.2		0.4	ns	
t _{REG_TO_CARRY}		0.8		1.1	ns	
t _{DATA_TO_CARRY}		1.7		2.2	ns	
t _{CARRY_TO_CASC}		1.7		2.2	ns	
t _{CASC_TO_CASC}		0.9		1.2	ns	
t _{REG_TO_CASC}		1.6		2.0	ns	
t _{DATA_TO_CASC}		1.7		2.1	ns	
t _{CH}	4.0		4.0		ns	
t_{CL}	4.0		4.0		ns	

Parameter	Speed Grade				
	-2		-		
	Min	Max	Min	Max	
t _{OD1}		2.3		2.8	ns
t _{OD2}		4.6		5.1	ns

Table 33. External Timing Parameters for EPF6016 Devices							
Parameter		Speed Grade					
		-2		-3			
	Min	Max	Min	Max			
t _{INSU}	3.2		4.1		ns		
t _{INH}	0.0		0.0		ns		
t _{оитсо}	2.0	7.9	2.0	9.9	ns		

Tables 34 through 38 show the timing information for EPF6024A devices.

Parameter	Speed Grade							
	-1		-2		-3			
-	Min	Max	Min	Max	Min	Max		
t _{REG_TO_REG}		1.2		1.3		1.6	ns	
t _{CASC_TO_REG}		0.7		0.8		1.0	ns	
t _{CARRY_TO_REG}		1.6		1.8		2.2	ns	
t _{DATA_TO_REG}		1.3		1.4		1.7	ns	
t _{CASC_TO_OUT}		1.2		1.3		1.6	ns	
t _{CARRY_TO_OUT}		2.0		2.2		2.6	ns	
t _{DATA_TO_OUT}		1.8		2.1		2.6	ns	
t _{REG_TO_OUT}		0.3		0.3		0.4	ns	
t _{SU}	0.9		1.0		1.2		ns	
t _H	1.3		1.4		1.7		ns	
t_{CO}		0.2		0.3		0.3	ns	
t _{CLR}		0.3		0.3		0.4	ns	
t_C		1.9		2.1		2.5	ns	
t _{LD_CLR}		1.9		2.1		2.5	ns	
t _{CARRY_TO_CARRY}		0.2		0.2		0.3	ns	
t _{REG_TO_CARRY}		1.4		1.6		1.9	ns	
t _{DATA_TO_CARRY}		1.3	_	1.4		1.7	ns	
t _{CARRY_TO_CASC}		1.1		1.2		1.4	ns	
t _{CASC_TO_CASC}		0.7		0.8		1.0	ns	
t _{REG_TO_CASC}		1.4		1.6		1.9	ns	
t _{DATA_TO_CASC}		1.0		1.1		1.3	ns	
t _{CH}	2.5		3.0		3.5		ns	
t _{CL}	2.5		3.0		3.5		ns	

This calculation provides an I_{CC} estimate based on typical conditions with no output load. The actual I_{CC} should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

To better reflect actual designs, the power model (and the constant K in the power calculation equations shown above) for continuous interconnect FLEX devices assumes that LEs drive FastTrack Interconnect channels. In contrast, the power model of segmented FPGAs assumes that all LEs drive only one short interconnect segment. This assumption may lead to inaccurate results, compared to measured power consumption for an actual design in a segmented interconnect FPGA.

Figure 20 shows the relationship between the current and operating frequency for EPF6010A, EPF6016, EPF6016A, and EPF6024A devices.




Figure 20. I_{CCACTIVE} vs. Operating Frequency

Device Configuration & Operation

The FLEX 6000 architecture supports several configuration schemes to load a design into the device(s) on the circuit board. This section summarizes the device operating modes and available device configuration schemes.

See Application Note 116 (Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices) for detailed information on configuring FLEX 6000 devices, including sample schematics, timing diagrams, configuration options, pins names, and timing parameters.

Operating Modes

The FLEX 6000 architecture uses SRAM configuration elements that require configuration data to be loaded every time the circuit powers up. This process of physically loading the SRAM data into a FLEX 6000 device is known as configuration. During initialization—a process that occurs immediately after configuration—the device resets registers, enables I/O pins, and begins to operate as a logic device. The I/O pins are tri-stated during power-up, and before and during configuration. The configuration and initialization processes of a device are referred to as *command mode*; normal device operation is called *user mode*.

SRAM configuration elements allow FLEX 6000 devices to be reconfigured in-circuit by loading new configuration data into the device. Real-time reconfiguration is performed by forcing the device into command mode with a device pin, loading different configuration data, reinitializing the device, and resuming usermode operation. The entire reconfiguration process requires less than 100 ms and is used to dynamically reconfigure an entire system. Also, in-field system upgrades can be performed by distributing new configuration files.

Configuration Schemes

The configuration data for a FLEX 6000 device can be loaded with one of three configuration schemes, which is chosen on the basis of the target application. An EPC1 or EPC1441 configuration device or intelligent controller can be used to control the configuration of a FLEX 6000 device, allowing automatic configuration on system power-up.

Multiple FLEX 6000 devices can be configured in any of the three configuration schemes by connecting the configuration enable input (nCE) and configuration enable output (nCEO) pins on each device.

Table 40 shows the data sources for each configuration scheme.

Table 40. Configuration Schemes				
Configuration Scheme	Data Source			
Configuration device	EPC1 or EPC1441 configuration device			
Passive serial (PS)	BitBlaster TM , ByteBlasterMV TM , or MasterBlaster TM download cables, or serial data source			
Passive serial asynchronous (PSA)	BitBlaster, ByteBlasterMV, or MasterBlaster download cables, or serial data source			