## NXP USA Inc. - KMPC857TZQ100B Datasheet



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	100MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (1), 10/100Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc857tzq100b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Features

- System integration unit (SIU)
  - Bus monitor
  - Software watchdog
  - Periodic interrupt timer (PIT)
  - Low-power stop mode
  - Clock synthesizer
  - Decrementer, time base, and real-time clock (RTC) from the PowerPC architecture
  - Reset controller
  - IEEE 1149.1 test access port (JTAG)
- Interrupts
  - Seven external interrupt request (IRQ) lines
  - 12 port pins with interrupt capability
  - The MPC862P and MPC862T have 23 internal interrupt sources; the MPC857T and MPC857DSL have 20 internal interrupt sources
  - Programmable priority between SCCs (MPC862P and MPC862T)
  - Programmable highest priority request
- Communications processor module (CPM)
  - RISC controller
  - Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
  - Supports continuous mode transmission and reception on all serial channels
  - Up to 8-Kbytes of dual-port RAM
  - The MPC862P and MPC862T have 16 serial DMA (SDMA) channels; the MPC857T and MPC857DSL have 10 serial DMA (SDMA) channels
  - Three parallel I/O registers with open-drain capability
- Four baud rate generators
  - Independent (can be connected to any SCC or SMC)
  - Allow changes during operation
  - Autobaud support option
- The MPC862P and MPC862T have four SCCs (serial communication controller) The MPC857T and MPC857DSL have one SCC, SCC1; the MPC857DSL supports ethernet only
  - Serial ATM capability on all SCCs
  - Optional UTOPIA port on SCC4
  - Ethernet/IEEE 802.3 optional on SCC1–4, supporting full 10-Mbps operation
  - HDLC/SDLC
  - HDLC bus (implements an HDLC-based local area network (LAN))
  - Asynchronous HDLC to support PPP (point-to-point protocol)
  - AppleTalk



**Maximum Tolerated Ratings** 



\*The MPC857DSL does not contain SMC2 nor the Time Slot Assigner, and provides eight SDMA controllers.

### Figure 2. MPC857T/MPC857DSL Block Diagram

# 3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC862/857T/857DSL. Table 2 provides the maximum ratings.

## Table 2. Maximum Tolerated Ratings

(GND = 0 V)

Rating	Symbol	Value	Unit	Max Freq (MHz)
Supply voltage <sup>1</sup>	VDDH	-0.3 to 4.0	V	-
	VDDL	-0.3 to 4.0	V	-
	KAPWR	-0.3 to 4.0	V	-
	VDDSYN	-0.3 to 4.0	V	-

Num	Characteristic	33 I	MHz	40 MHz		50 MHz		66 MHz		Unit
Num	Unaracteristic	Min	Max	Min	Max	Min	Max	Min	Max	onn
B37	UPWAIT valid to CLKOUT falling edge $1^2$ (MIN = 0.00 x B1 + 6.00)	6.00	_	6.00	—	6.00	_	6.00	—	ns
B38	CLKOUT falling edge to UPWAIT valid $^{12}$ (MIN = 0.00 x B1 + 1.00)	1.00	—	1.00	—	1.00	_	1.00	—	ns
B39	$\overline{\text{AS}}$ valid to CLKOUT rising edge <sup>13</sup> (MIN = 0.00 x B1 + 7.00)	7.00	—	7.00	—	7.00	_	7.00	—	ns
B40	A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge (MIN = 0.00 x B1 + 7.00)	7.00	—	7.00	—	7.00	—	7.00	—	ns
B41	TS valid to CLKOUT rising edge (setup time) (MIN = 0.00 x B1 + 7.00)	7.00	—	7.00	—	7.00	-	7.00	—	ns
B42	CLKOUT rising edge to $\overline{\text{TS}}$ valid (hold time) (MIN = 0.00 x B1 + 2.00)	2.00	_	2.00	_	2.00	_	2.00	_	ns
B43	$\overline{\text{AS}}$ negation to memory controller signals negation (MAX = TBD)		TBD		TBD		TBD		TBD	ns

#### Table 7. Bus Operation Timings (continued)

<sup>1</sup> Phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed value.

<sup>2</sup> If the rate of change of the frequency of EXTAL is slow (I.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (I.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.

- <sup>3</sup> The timings specified in B4 and B5 are based on full strength clock.
- <sup>4</sup> The timing for BR output is relevant when the MPC862/857T/857DSL is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC862/857T/857DSL is selected to work with internal bus arbiter.
- <sup>5</sup> For part speeds above 50MHz, use 9.80ns for B11a.
- <sup>6</sup> The timing required for BR input is relevant when the MPC862/857T/857DSL is selected to work with internal bus arbiter. The timing for BG input is relevant when the MPC862/857T/857DSL is selected to work with external bus arbiter.
- <sup>7</sup> For part speeds above 50MHz, use 2ns for B17.
- <sup>8</sup> The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- <sup>9</sup> For part speeds above 50MHz, use 2ns for B19.
- <sup>10</sup> The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)
- <sup>11</sup> The timing B30 refers to  $\overline{CS}$  when ACS = 00 and to  $\overline{WE}(0:3)$  when CSNT = 0.
- <sup>12</sup> The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 19.
- <sup>13</sup> The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 22.



# Figure 4 is the control timing diagram.




Figure 5 provides the timing for the external clock.





Figure 5. External Clock Timing



Figure 19 provides the timing for the asynchronous asserted UPWAIT signal controlled by the UPM.



Cycles Timing

Figure 20 provides the timing for the asynchronous negated UPWAIT signal controlled by the UPM.






Table 9 shows the PCMCIA timing for the MPC862/857T/857DSL.

### Table 9. PCMCIA Timing

Nissaa	Ohavaataviatia	33	MHz	40 I	MHz	50 I	MHz	66 I	MHz	11
Num	Characteristic	Min	Мах	Min	Max	Min	Max	Min	Max	Unit
P44	A(0:31), $\overline{\text{REG}}$ valid to PCMCIA Strobe asserted. <sup>1</sup> (MIN = 0.75 x B1 - 2.00)	20.70	_	16.70		13.00		9.40		ns
P45	A(0:31), $\overline{\text{REG}}$ valid to ALE negation. <sup>1</sup> (MIN = 1.00 x B1 - 2.00)	28.30	—	23.00	_	18.00	—	13.20	_	ns
P46	CLKOUT to REG valid (MAX = 0.25 x B1 + 8.00)	7.60	15.60	6.30	14.30	5.00	13.00	3.80	11.80	ns
P47	CLKOUT to REG Invalid. (MIN = 0.25 x B1 + 1.00)	8.60	_	7.30	_	6.00	_	4.80	_	ns
P48	CLKOUT to $\overline{CE1}$ , $\overline{CE2}$ asserted. (MAX = 0.25 x B1 + 8.00)	7.60	15.60	6.30	14.30	5.00	13.00	3.80	11.80	ns
P49	CLKOUT to CE1, CE2 negated. (MAX = 0.25 x B1 + 8.00)	7.60	15.60	6.30	14.30	5.00	13.00	3.80	11.80	ns
P50	$\frac{\text{CLKOUT to PCOE, IORD, PCWE,}}{\text{IOWR assert time. (MAX = 0.00 x}}$ B1 + 11.00)	—	11.00	_	11.00	_	11.00	—	11.00	ns
P51	CLKOUT to $\overrightarrow{PCOE}$ , $\overrightarrow{IORD}$ , $\overrightarrow{PCWE}$ , $\overrightarrow{IOWR}$ negate time. (MAX = 0.00 x B1 + 11.00)	2.00	11.00	2.00	11.00	2.00	11.00	2.00	11.00	ns
P52	CLKOUT to ALE assert time (MAX = 0.25 x B1 + 6.30)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
P53	CLKOUT to ALE negate time (MAX = 0.25 x B1 + 8.00)	—	15.60	—	14.30	—	13.00	—	11.80	ns
P54	$\overline{\text{PCWE}}, \overline{\text{IOWR}} \text{ negated to } D(0:31)$ invalid. <sup>1</sup> (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30	_	3.00	_	1.80	_	ns
P55	WAITA and WAITB valid to CLKOUT rising edge. <sup>1</sup> (MIN = $0.00 \times B1 + 8.00$ )	8.00	—	8.00	_	8.00	—	8.00	_	ns
P56	CLKOUT rising edge to $\overline{WAITA}$ and $\overline{WAITB}$ invalid. <sup>1</sup> (MIN = 0.00 x B1 + 2.00)	2.00	—	2.00	—	2.00	—	2.00	—	ns

<sup>1</sup> PSST = 1. Otherwise add PSST times cycle time.

PSHT = 0. Otherwise add PSHT times cycle time.

These synchronous timings define when the  $\overline{WAITx}$  signals are detected in order to freeze (or relieve) the PCMCIA current cycle. The  $\overline{WAITx}$  assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See PCMCIA Interface in the *MPC862 PowerQUICC User s Manual*.




# Table 10 shows the PCMCIA port timing for the MPC862/857T/857DSL.

Table	10.	<b>PCMCIA</b>	Port	Timina
10010		1 0 11 0 17		

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
Num	Unaracteristic	Min	Max	Min	Max	Min	Мах	Min	Max	Onic
P57	CLKOUT to OPx Valid (MAX = 0.00 x B1 + 19.00)	_	19.00	_	19.00	_	19.00	_	19.00	ns
P58	HRESET negated to OPx drive $^{1}$ (MIN = 0.75 x B1 + 3.00)	25.70	_	21.70	—	18.00	_	14.40	_	ns
P59	IP_Xx valid to CLKOUT rising edge (MIN = 0.00 x B1 + 5.00)	5.00	_	5.00	_	5.00	_	5.00	_	ns
P60	CLKOUT rising edge to IP_Xx invalid (MIN = 0.00 x B1 + 1.00)	1.00	_	1.00	_	1.00	_	1.00	_	ns

<sup>1</sup> OP2 and OP3 only.

# Figure 29 provides the PCMCIA output port timing for the MPC862/857T/857DSL.



# Figure 29. PCMCIA Output Port Timing

Figure 30 provides the PCMCIA output port timing for the MPC862/857T/857DSL.




Figure 30. PCMCIA Input Port Timing




# Table 12 shows the reset timing for the MPC862/857T/857DSL.

Table 12. Reset Timing

Num	Oberresteristic	33 N	IHz	40 M	lHz	50 N	1Hz	66 N	IHz	Unit
NUM	Characteristic	Min	Max	Min	Мах	Min	Max	Min	Max	Unit
R69	CLKOUT to $\overline{\text{HRESET}}$ high impedance (MAX = 0.00 x B1 + 20.00)	_	20.00	_	20.00	_	20.00	_	20.00	ns
R70	CLKOUT to $\overline{\text{SRESET}}$ high impedance (MAX = 0.00 x B1 + 20.00)		20.00	—	20.00	_	20.00	—	20.00	ns
R71	$\overline{\text{RSTCONF}} \text{ pulse width} $ (MIN = 17.00 x B1)	515.20		425.00	_	340.00	—	257.60		ns
R72	—			—		—	—	—	—	—
R73	Configuration data to HRESET rising edge set up time (MIN = 15.00 x B1 + 50.00)	504.50	_	425.00	—	350.00	—	277.30	_	ns
R74	Configuration data to RSTCONF rising edge set up time (MIN = 0.00 x B1 + 350.00)	350.00	_	350.00	—	350.00	—	350.00	_	ns
R75	Configuration data hold time after RSTCONF negation (MIN = 0.00 x B1 + 0.00)	0.00	_	0.00	_	0.00	—	0.00	_	ns
R76	Configuration data hold time after HRESET negation (MIN = 0.00 x B1 + 0.00)	0.00	_	0.00	_	0.00	_	0.00	_	ns
R77	HRESET and RSTCONF asserted to data out drive (MAX = 0.00 x B1 + 25.00)		25.00	—	25.00	_	25.00	_	25.00	ns
R78	RSTCONF negated to data out high impedance. (MAX = 0.00 x B1 + 25.00)	_	25.00	—	25.00	_	25.00	_	25.00	ns
R79	CLKOUT of last rising edge before chip three-states $\overrightarrow{\text{HRESET}}$ to data out high impedance. (MAX = 0.00 x B1 + 25.00)	_	25.00	_	25.00	_	25.00	—	25.00	ns
R80	DSDI, DSCK set up (MIN = 3.00 x B1)	90.90	_	75.00		60.00	_	45.50	—	ns
R81	DSDI, DSCK hold time (MIN = 0.00 x B1 + 0.00)	0.00	_	0.00		0.00	_	0.00	—	ns
R82	SRESET negated to CLKOUT rising edge for DSDI and DSCK sample (MIN = 8.00 x B1)	242.40	_	200.00	—	160.00	—	121.20	—	ns









Num	Characteristic	All Freq	Unit	
Tum	Characteristic	Min	Max	
83a	L1RCLK, L1TCLK width high $(DSC = 1)^3$	P + 10	_	ns
84	L1CLK edge to L1CLKO valid (DSC = 1)	_	30.00	ns
85	L1RQ valid before falling edge of L1TSYNC <sup>4</sup>	1.00	_	L1TCL K
86	L1GR setup time <sup>2</sup>	42.00	_	ns
87	L1GR hold time	42.00	_	ns
88	L1CLK edge to L1SYNC valid (FSD = 00) CNT = 0000, BYT = 0, DSC = 0)	_	0.00	ns

### Table 19. SI Timing (continued)

<sup>1</sup> The ratio SyncCLK/L1RCLK must be greater than 2.5/1.

<sup>2</sup> These specs are valid for IDL mode only.

<sup>3</sup> Where P = 1/CLKOUT. Thus for a 25-MHz CLKO1 rate, P = 40 ns.

<sup>4</sup> These strobes and TxD on the first bit of the frame become valid after L1CLK edge or L1SYNC, whichever is later.






Figure 52. SI Receive Timing Diagram with Normal Clocking (DSC = 0)








**CPM Electrical Characteristics** 











# 11.7 SCC in NMSI Mode Electrical Specifications

Table 20 provides the NMSI external clock timing.

## Table 20. NMSI External Clock Timing

Num	Characteristic	All Freq	uencies	Unit
Nulli	Characteristic	Min	Мах	onn
100	RCLK1 and TCLK1 width high <sup>1</sup>	1/SYNCCLK	_	ns
101	RCLK1 and TCLK1 width low	1/SYNCCLK +5	_	ns
102	RCLK1 and TCLK1 rise/fall time	—	15.00	ns
103	TXD1 active delay (from TCLK1 falling edge)	0.00	50.00	ns
104	RTS1 active/inactive delay (from TCLK1 falling edge)	0.00	50.00	ns
105	CTS1 setup time to TCLK1 rising edge	5.00	_	ns
106	RXD1 setup time to RCLK1 rising edge	5.00	_	ns
107	RXD1 hold time from RCLK1 rising edge <sup>2</sup>	5.00	_	ns
108	CD1 setup Time to RCLK1 rising edge	5.00	_	ns

<sup>1</sup> The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 2.25/1.

<sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signal.

Table 21 provides the NMSI internal clock timing.

Table 21. NMSI Internal Clock Timing

Num	Characteristic	All Freq	uencies	Unit
Nulli		Min	Мах	Omit
100	RCLK1 and TCLK1 frequency <sup>1</sup>	0.00	SYNCCLK/3	MHz
102	RCLK1 and TCLK1 rise/fall time	—	—	ns
103	TXD1 active delay (from TCLK1 falling edge)	0.00	30.00	ns
104	RTS1 active/inactive delay (from TCLK1 falling edge)	0.00	30.00	ns
105	CTS1 setup time to TCLK1 rising edge	40.00	—	ns
106	RXD1 setup time to RCLK1 rising edge	40.00	—	ns
107	RXD1 hold time from RCLK1 rising edge <sup>2</sup>	0.00	—	ns
108	CD1 setup time to RCLK1 rising edge	40.00	—	ns

<sup>1</sup> The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 3/1.

<sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signals.




Num	Characteristic	All Freq	uencies	Unit
num	Characteristic	Min	Мах	Unit
134	TENA inactive delay (from TCLK1 rising edge)	10	50	ns
135	RSTRT active delay (from TCLK1 falling edge)	10	50	ns
136	RSTRT inactive delay (from TCLK1 falling edge)	10	50	ns
137	REJECT width low	1	_	CLK
138	CLKO1 low to SDACK asserted <sup>2</sup>	—	20	ns
139	CLKO1 low to SDACK negated <sup>2</sup>	_	20	ns

### Table 22. Ethernet Timing (continued)

<sup>1</sup> The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 2/1.

<sup>2</sup> SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.







# **11.9 SMC Transparent AC Electrical Specifications**

Table 23 provides the SMC transparent timings as shown in Figure 65.

Num	Characteristic	All Freq	Unit	
		Min	Мах	onn
150	SMCLK clock period <sup>1</sup>	100	_	ns
151	SMCLK width low	50	_	ns
151A	SMCLK width high	50	_	ns
152	SMCLK rise/fall time	_	15	ns
153	SMTXD active delay (from SMCLK falling edge)	10	50	ns
154	SMRXD/SMSYNC setup time	20	_	ns
155	RXD1/SMSYNC hold time	5	_	ns

<sup>1</sup> SyncCLK must be at least twice as fast as SMCLK.




Figure 65. SMC Transparent Timing Diagram






Figure 71 shows signal timings during UTOPIA receive operations.



Figure 72 shows signal timings during UTOPIA transmit operations.




Figure 72. UTOPIA Transmit Timing

# **13 FEC Electrical Characteristics**

This section provides the AC electrical specifications for the Fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Furthermore, MII signals use TTL signal levels compatible with devices operating at either 5.0 or 3.3 V.

Num	Characteristic	Min	Max	Unit
M10	MII_MDC falling edge to MII_MDIO output invalid (minimum propagation delay)	0	_	ns
M11	MII_MDC falling edge to MII_MDIO output valid (max prop delay)		25	ns
M12	MII_MDIO (input) to MII_MDC rising edge setup	10	—	ns
M13	MII_MDIO (input) to MII_MDC rising edge hold	0	—	ns
M14	MII_MDC pulse width high	40%	60%	MII_MDC period
M15	MII_MDC pulse width low	40%	60%	MII_MDC period



Figure 76 shows the MII serial management channel timing diagram.




Figure 76. MII Serial Management Channel Timing Diagram

# 14 Mechanical Data and Ordering Information

Table 33 provides information on the MPC862/857T/857DSL derivative devices.

## Table 33. MPC862/857T/857DSL Derivatives

Device	Number of	Ethernet	Multi-Channel	ATM Support	Cache Size	
Devide	SCCs <sup>1</sup>	Support	HDLC Support		Instruction	Data
MPC862T	Four	10/100 Mbps	Yes	Yes	4 Kbytes	4 Kbytes
MPC862P	Four	10/100 Mbps	Yes	Yes	16 Kbytes	8 Kbytes



Table 35. Pin Assignments	(continued)
---------------------------	-------------

Name	Pin Number	Туре
PD12 L1RSYNCB MII-MDC UTPB3	R16	Bidirectional
PD11 RXD3 MII-TXERR RXENB	T16	Bidirectional
PD10 TXD3 MII-RXD0 TXENB	W18	Bidirectional
PD9 RXD4 MII-TXD0 UTPCLK	V17	Bidirectional
PD8 TXD4 MII-MDC MII-RXCLK	W17	Bidirectional
PD7 RTS3 MII-RXERR UTPB4	T15	Bidirectional
PD6 RTS4 MII-RXDV UTPB5	V16	Bidirectional
PD5 REJECT2 MII-TXD3 UTPB6	U15	Bidirectional
PD4 REJECT3 MII-TXD2 UTPB7	U16	Bidirectional
PD3 REJECT4 MII-TXD1 SOC	W16	Bidirectional
TMS	G18	Input
TDI DSDI	H17	Input
TCK DSCK	H16	Input

Name	Pin Number	Туре
TRST	G19	Input
TDO DSDO	G17	Output
M_CRS	B7	Input
M_MDIO	H18	Bidirectional
M_TXEN	V15	Output
M_COL	H4	Input
KAPWR	R1	Power
GND	F6, F7, F8, F9, F10, F11, F12, F13, F14, G6, G7, G8, G9, G10, G11, G12, G13, G14, H6, H7, H8, H9, H10, H11, H12, H13, H14, J6, J7, J8, J9, J10, J11, J12, J13, J14, K6, K7, K8, K9, K10, K11, K12, K13, K14, L6, L7, L8, L9, L10, L11, L12, L13, L14, M6, M7, M8, M9, M10, M11, M12, M13, M14, N6, N7, N8, N9, N10, N11, N12, N13, N14, P6, P7, P8, P9, P10, P11, P12, P13, P14	Power
VDDL	A8, M1, W8, H19, F4, F16, P4, P16	Power
VDDH	E5, E6, E7, E8, E9, E10, E11, E12, E13, E14, E15, F5, F15, G5, G15, H5, H15, J5, J15, K5, K15, L5, L15, M5, M15, N5, N15, P5, P15, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, T14	Power
N/C	D6, D13, D14, U2, V2	No-connect

### Table 35. Pin Assignments (continued)

<sup>1</sup> Classic SAR mode only

<sup>2</sup> ESAR mode only

# 14.2 Mechanical Dimensions of the PBGA Package

For more information on the printed circuit board layout of the PBGA package, including thermal via design and suggested pad layout, please refer to *Plastic Ball Grid Array Application Note* (order number: AN1231/D) available from your local Freescale sales office. Figure 78 shows the mechanical dimensions of the PBGA package.