### NXP USA Inc. - MPC857DSLVR66B Datasheet



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	66MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (1), 10/100Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	357-BBGA
Supplier Device Package	357-PBGA (25x25)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc857dslvr66b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1 Overview

The MPC862/857T/857DSL is a derivative of Freescale's MPC860 PowerQUICC<sup>™</sup> family of devices. It is a versatile single-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications and communications and networking systems. The MPC862/857T/857DSL provides enhanced ATM functionality over that of other ATM enabled members.

MPC862/857T/857DSL provides enhanced ATM functionality over that of other ATM-enabled members of the MPC860 family.

Table 1 shows the functionality supported by the members of the MPC862/857T/857DSL family.

	Ca	iche	Ethe	rnet		
Part	Instruction Cache	Data Cache	ne 10T 10/100		SCC	SMC
MPC862P	16 Kbyte	8 Kbyte	Up to 4	1	4	2
MPC862T	4 Kbyte	4 Kbyte	Up to 4	1	4	2
MPC857T	4 Kbyte	4 Kbyte	1	1	1	2
MPC857DSL	4 Kbyte	4 Kbyte	1	1	1 <sup>1</sup>	1 <sup>2</sup>

Table 1. MPC862 Family Functionality

<sup>1</sup> On the MPC857DSL, the SCC (SCC1) is for ethernet only. Also, the MPC857DSL does not support the Time Slot Assigner (TSA).

<sup>2</sup> On the MPC857DSL, the SMC (SMC1) is for UART only.

# 2 Features

The following list summarizes the key MPC862/857T/857DSL features:

- Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs)
  - The core performs branch prediction with conditional prefetch, without conditional execution
  - 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1).
    - 16-Kbyte instruction cache (MPC862P) is four-way, set-associative with 256 sets; 4-Kbyte instruction cache (MPC862T, MPC857T, and MPC857DSL) is two-way, set-associative with 128 sets.
    - 8-Kbyte data cache (MPC862P) is two-way, set-associative with 256 sets; 4-Kbyte data cache (MPC862T, MPC857T, and MPC857DSL) is two-way, set-associative with 128 sets.
    - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
    - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
  - MMUs with 32-entry TLB, fully associative instruction and data TLBs
  - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
  - Advanced on-chip-emulation debug mode



**Thermal Calculation and Measurement** 

## 7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta IC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

## 7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature; see Figure 3.



Figure 3. Effect of Board Temperature Rise on Thermal Behavior



Num	Ohovestavistic	33	MHz	40 I	MHz	50 I	MHz	66 MHz		11
NUM	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B17a	CLKOUT to KR, RETRY, CR valid (hold time) (MIN = 0.00 x B1 + 2.00)	2.00		2.00		2.00	—	2.00	_	ns
B18	D(0:31), DP(0:3) valid to CLKOUT rising edge (setup time) <sup>8</sup> (MIN = 0.00 x B1 + 6.00)	6.00	—	6.00	—	6.00	—	6.00	—	ns
B19	CLKOUT rising edge to D(0:31), DP(0:3) valid (hold time) <sup>8</sup> (MIN = 0.00 x B1 + 1.00 <sup>9</sup> )	1.00	_	1.00	_	1.00	—	2.00	—	ns
B20	D(0:31), DP(0:3) valid to CLKOUT falling edge (setup time) $^{10}$ (MIN = 0.00 x B1 + 4.00)	4.00	_	4.00	_	4.00	—	4.00	_	ns
B21	CLKOUT falling edge to D(0:31), DP(0:3) valid (hold Time) <sup>10</sup> (MIN = 0.00 x B1 + 2.00)	2.00	—	2.00	—	2.00	—	2.00	_	ns
B22	CLKOUT rising edge to $\overline{CS}$ asserted GPCM ACS = 00 (MAX = 0.25 x B1 + 6.3)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B22a	CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 0 (MAX = 0.00 x B1 + 8.00)	—	8.00	—	8.00	_	8.00		8.00	ns
B22b	CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 0, EBDF = 0 (MAX = 0.25 x B1 + 6.3)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B22c	CLKOUT falling edge to <del>CS</del> asserted GPCM ACS = 11, TRLX = 0, EBDF = 1 (MAX = 0.375 x B1 + 6.6)	10.90	18.00	10.90	18.00	7.00	14.30	5.20	12.30	ns
B23	CLKOUT rising edge to $\overline{CS}$ negated GPCM read access, GPCM write access ACS = 00, TRLX = 0 & CSNT = 0 (MAX = 0.00 x B1 + 8.00)	2.00	8.00	2.00	8.00	2.00	8.00	2.00	8.00	ns
B24	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 0 (MIN = 0.25 x B1 - 2.00)	5.60	_	4.30	—	3.00	_	1.80	_	ns
B24a	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 11 TRLX = 0 (MIN = 0.50 x B1 - 2.00)	13.20	_	10.50	_	8.00	—	5.60	_	ns
B25	CLKOUT rising edge to $\overline{OE}$ , $\overline{WE}(0:3)$ asserted (MAX = 0.00 x B1 + 9.00)	_	9.00		9.00		9.00		9.00	ns
B26	CLKOUT rising edge to $\overline{OE}$ negated (MAX = 0.00 x B1 + 9.00)	2.00	9.00	2.00	9.00	2.00	9.00	2.00	9.00	ns

## Table 7. Bus Operation Timings (continued)



Num	Oh ave stavistic	33	MHz	40 I	MHz	50 I	MHz	66 MHz		11
NUM	Characteristic	Min	Max	Min	Мах	Min	Мах	Min	Max	Unit
B30c	$\overline{WE}(0:3) \text{ negated to } A(0:31),$ BADDR(28:30) invalid GPCM write access, TRLX = 0, CSNT = 1. $\overline{CS} \text{ negated to } A(0:31) \text{ invalid GPCM}$ write access, TRLX = 0, CSNT = 1 ACS = 10, ACS == 11, EBDF = 1 (MIN = 0.375 x B1 - 3.00)	8.40		6.40		4.50		2.70		ns
B30d	$\overline{WE}(0:3) \text{ negated to } A(0:31),$ BADDR(28:30) invalid GPCM write access TRLX = 1, CSNT =1, $\overline{CS} \text{ negated to } A(0:31) \text{ invalid GPCM}$ write access TRLX = 1, CSNT = 1, ACS = 10 or 11, EBDF = 1	38.67	_	31.38	_	24.50	_	17.83	_	ns
B31	CLKOUT falling edge to $\overline{CS}$ valid - as requested by control bit CST4 in the corresponding word in the UPM (MAX = 0.00 X B1 + 6.00)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B31a	CLKOUT falling edge to $\overline{CS}$ valid - as requested by control bit CST1 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B31b	CLKOUT rising edge to $\overline{CS}$ valid - as requested by control bit CST2 in the corresponding word in the UPM (MAX = 0.00 x B1 + 8.00)	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B31c	CLKOUT rising edge to $\overline{CS}$ valid- as requested by control bit CST3 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.30)	7.60	13.80	6.30	12.50	5.00	11.30	3.80	10.00	ns
B31d	CLKOUT falling edge to $\overline{CS}$ valid, as requested by control bit CST1 in the corresponding word in the UPM EBDF = 1 (MAX = 0.375 x B1 + 6.6)	9.40	18.00	7.60	16.00	13.30	14.10	11.30	12.30	ns
B32	CLKOUT falling edge to $\overline{\text{BS}}$ valid- as requested by control bit BST4 in the corresponding word in the UPM (MAX = 0.00 x B1 + 6.00)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B32a	CLKOUT falling edge to $\overline{\text{BS}}$ valid - as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 0 (MAX = 0.25 x B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B32b	CLKOUT rising edge to $\overline{BS}$ valid - as requested by control bit BST2 in the corresponding word in the UPM (MAX = 0.00 x B1 + 8.00)	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns

## Table 7. Bus Operation Timings (continued)

Num		33 MHz		40 MHz		50 MHz		66 MHz		Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B37	UPWAIT valid to CLKOUT falling edge $^{12}$ (MIN = 0.00 x B1 + 6.00)	6.00	—	6.00	—	6.00	_	6.00	—	ns
B38	CLKOUT falling edge to UPWAIT valid $^{12}$ (MIN = 0.00 x B1 + 1.00)	1.00	—	1.00	—	1.00	—	1.00	—	ns
B39	$\overline{\text{AS}}$ valid to CLKOUT rising edge <sup>13</sup> (MIN = 0.00 x B1 + 7.00)	7.00	—	7.00	—	7.00	—	7.00	—	ns
B40	A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge (MIN = 0.00 x B1 + 7.00)	7.00		7.00	—	7.00	—	7.00		ns
B41	1 TS valid to CLKOUT rising edge (setup time) (MIN = 0.00 x B1 + 7.00)		—	7.00	—	7.00	—	7.00	—	ns
B42	CLKOUT rising edge to $\overline{TS}$ valid (hold time) (MIN = 0.00 x B1 + 2.00)		_	2.00	_	2.00	_	2.00	_	ns
B43	$\overline{\text{AS}}$ negation to memory controller signals negation (MAX = TBD)	—	TBD	—	TBD	—	TBD	—	TBD	ns

#### Table 7. Bus Operation Timings (continued)

<sup>1</sup> Phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed value.

<sup>2</sup> If the rate of change of the frequency of EXTAL is slow (I.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (I.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.

- <sup>3</sup> The timings specified in B4 and B5 are based on full strength clock.
- <sup>4</sup> The timing for BR output is relevant when the MPC862/857T/857DSL is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC862/857T/857DSL is selected to work with internal bus arbiter.
- <sup>5</sup> For part speeds above 50MHz, use 9.80ns for B11a.
- <sup>6</sup> The timing required for BR input is relevant when the MPC862/857T/857DSL is selected to work with internal bus arbiter. The timing for BG input is relevant when the MPC862/857T/857DSL is selected to work with external bus arbiter.
- <sup>7</sup> For part speeds above 50MHz, use 2ns for B17.
- <sup>8</sup> The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- <sup>9</sup> For part speeds above 50MHz, use 2ns for B19.
- <sup>10</sup> The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)
- <sup>11</sup> The timing B30 refers to  $\overline{CS}$  when ACS = 00 and to  $\overline{WE}(0:3)$  when CSNT = 0.
- <sup>12</sup> The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 19.
- <sup>13</sup> The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 22.



## Figure 4 is the control timing diagram.



Figure 5 provides the timing for the external clock.



Figure 5. External Clock Timing



Figure 8 provides the timing for the synchronous input signals.



Figure 8. Synchronous Input Signals Timing

Figure 9 provides normal case timing for input data. It also applies to normal read accesses under the control of the UPM in the memory controller.



Figure 9. Input Data Timing in Normal Case









Figure 13. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)





ACS = 10, ACS = 11)







Figure 16. External Bus Write Timing (GPCM Controlled—TRLX = 0,1 CSNT = 1)



## Table 10 shows the PCMCIA port timing for the MPC862/857T/857DSL.

Table	10.	PCMCIA	Port	Timina
i a si o				

Num	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		Unit
	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	onit
P57	CLKOUT to OPx Valid (MAX = 0.00 x B1 + 19.00)	—	19.00	—	19.00	_	19.00	_	19.00	ns
P58	HRESET negated to OPx drive $^{1}$ (MIN = 0.75 x B1 + 3.00)	25.70	—	21.70	—	18.00	_	14.40	_	ns
P59	IP_Xx valid to CLKOUT rising edge (MIN = 0.00 x B1 + 5.00)	5.00	—	5.00	—	5.00		5.00	_	ns
P60	CLKOUT rising edge to IP_Xx invalid (MIN = 0.00 x B1 + 1.00)	1.00	—	1.00	—	1.00	—	1.00		ns

<sup>1</sup> OP2 and OP3 only.

## Figure 29 provides the PCMCIA output port timing for the MPC862/857T/857DSL.



## Figure 29. PCMCIA Output Port Timing

Figure 30 provides the PCMCIA output port timing for the MPC862/857T/857DSL.



Figure 30. PCMCIA Input Port Timing



## Table 12 shows the reset timing for the MPC862/857T/857DSL.

Table 12. Reset Timing

Num	Charactaristic	33 N	/IHz	40 MHz		50 MHz		66 MHz		Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
R69	CLKOUT to HRESET high impedance (MAX = 0.00 x B1 + 20.00)		20.00	_	20.00	—	20.00	—	20.00	ns
R70	CLKOUT to SRESET high impedance (MAX = 0.00 x B1 + 20.00)	_	20.00		20.00	_	20.00	_	20.00	ns
R71	RSTCONF pulse width (MIN = 17.00 x B1)	515.20	—	425.00	_	340.00	_	257.60		ns
R72	_		—		—	—	—	—	_	—
R73	Configuration data to HRESET rising edge set up time (MIN = 15.00 x B1 + 50.00)	504.50		425.00	_	350.00	_	277.30	-	ns
R74	Configuration data to RSTCONF rising edge set up time (MIN = 0.00 x B1 + 350.00)	350.00	—	350.00	_	350.00	_	350.00	_	ns
R75	Configuration data hold time after RSTCONF negation (MIN = 0.00 x B1 + 0.00)	0.00		0.00	—	0.00	—	0.00		ns
R76	Configuration data hold time after HRESET negation (MIN = 0.00 x B1 + 0.00)	0.00	_	0.00	_	0.00	—	0.00		ns
R77	HRESET and RSTCONF asserted to data out drive (MAX = 0.00 x B1 + 25.00)		25.00		25.00	_	25.00	—	25.00	ns
R78	RSTCONF negated to data out high impedance. (MAX = 0.00 x B1 + 25.00)	_	25.00	_	25.00	_	25.00	_	25.00	ns
R79	CLKOUT of last rising edge before chip three-states $\overrightarrow{\text{HRESET}}$ to data out high impedance. (MAX = 0.00 x B1 + 25.00)	_	25.00	_	25.00	—	25.00	—	25.00	ns
R80	DSDI, DSCK set up (MIN = 3.00 x B1)	90.90	_	75.00	—	60.00	—	45.50	_	ns
R81	DSDI, DSCK hold time (MIN = 0.00 x B1 + 0.00)	0.00	_	0.00	_	0.00	_	0.00	_	ns
R82	SRESET negated to CLKOUT rising edge for DSDI and DSCK sample (MIN = 8.00 x B1)	242.40		200.00	_	160.00	_	121.20	_	ns



**CPM Electrical Characteristics** 



Figure 44. Parallel I/O Data-In/Data-Out Timing Diagram

## **11.2 Port C Interrupt AC Electrical Specifications**

Table 15 provides the timings for port C interrupts.

### Table 15. Port C Interrupt Timing

Num	Characteristic	33.34	Unit	
	Characteristic	Min	Мах	Onit
35	Port C interrupt pulse width low (edge-triggered mode)	55	—	ns
36	Port C interrupt minimum time between active edges	55	_	ns

Figure 45 shows the port C interrupt detection timing.



Figure 45. Port C Interrupt Detection Timing

## **11.3 IDMA Controller AC Electrical Specifications**

Table 16 provides the IDMA controller timings as shown in Figure 46 though Figure 49.

### Table 16. IDMA Controller Timing

Num	Characteristic	All Freq	Unit	
	Characteristic	Min	Max	Unit
40	DREQ setup time to clock high	7	_	ns
41	DREQ hold time from clock high	3	_	ns
42	SDACK assertion delay from clock high	—	12	ns



**CPM Electrical Characteristics** 



Figure 59. HDLC Bus Timing Diagram

## **11.8 Ethernet Electrical Specifications**

Table 22 provides the Ethernet timings as shown in Figure 60 though Figure 64.

## Table 22. Ethernet Timing

Num	Charactoristic	All Freq	uencies	Unit
Num	Characteristic	Min	Мах	Omit
120	CLSN width high	40	—	ns
121	RCLK1 rise/fall time	—	15	ns
122	RCLK1 width low	40	—	ns
123	RCLK1 clock period <sup>1</sup>	80	120	ns
124	RXD1 setup time	20	—	ns
125	RXD1 hold time	5	_	ns
126	RENA active delay (from RCLK1 rising edge of the last data bit)	10	—	ns
127	RENA width low	100	—	ns
128	TCLK1 rise/fall time	—	15	ns
129	TCLK1 width low	40	—	ns
130	TCLK1 clock period <sup>1</sup>	99	101	ns
131	TXD1 active delay (from TCLK1 rising edge)	10	50	ns
132	TXD1 inactive delay (from TCLK1 rising edge)	10	50	ns
133	TENA active delay (from TCLK1 rising edge)	10	50	ns





Figure 71 shows signal timings during UTOPIA receive operations.



Figure 72 shows signal timings during UTOPIA transmit operations.



Figure 72. UTOPIA Transmit Timing

## **13 FEC Electrical Characteristics**

This section provides the AC electrical specifications for the Fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Furthermore, MII signals use TTL signal levels compatible with devices operating at either 5.0 or 3.3 V.





Figure 77. Pinout of the PBGA Package



Name	Pin Number	Туре
BR	G4	Bidirectional
BG	E2	Bidirectional
BB	E1	Bidirectional Active Pull-up
FRZ IRQ6	G3	Bidirectional
IRQ0	V14	Input
IRQ1	U14	Input
M_TX_CLK IRQ7	W15	Input
<u>CS</u> [0:5]	C3, A2, D4, E4, A4, B4	Output
CS6 CE1_B	D5	Output
CS7 CE2_B	C4	Output
WE0 BS_B0 IORD	C7	Output
WE1 BS_B1 IOWR	A6	Output
WE2 BS_B2 PCOE	B6	Output
WE3 BS_B3 PCWE	A5	Output
BS_A[0:3]	D8, C8, A7, B8	Output
GPL_A0 GPL_B0	D7	Output
OE GPL_A1 GPL_B1	C6	Output
GPL_A[2:3] GPL_B[2:3] CS[2-3]	B5, C5	Output
UPWAITA GPL_A4	C1	Bidirectional
UPWAITB GPL_B4	B1	Bidirectional

## Table 35. Pin Assignments (continued)



Name	Pin Number	Туре
IP_A6 UTPB_Split6 <sup>2</sup> MII-TXERR	Т6	Input
IP_A7 UTPB_Split7 <sup>2</sup> MII-RXDV	ТЗ	Input
ALE_B DSCK/AT1	J1	Bidirectional Three-state
IP_B[0:1] IWP[0:1] VFLS[0:1]	H2, J3	Bidirectional
IP_B2 IOIS16_B AT2	J2	Bidirectional Three-state
IP_B3 IWP2 VF2	G1	Bidirectional
IP_B4 LWP0 VF0	G2	Bidirectional
IP_B5 LWP1 VF1	J4	Bidirectional
IP_B6 DSDI AT0	кз	Bidirectional Three-state
IP_B7 PTR AT3	H1	Bidirectional Three-state
OP0 MII-TXD0 UtpClk_Split <sup>2</sup>	L4	Bidirectional
OP1	L2	Output
OP2 MODCK1 STS	L1	Bidirectional
OP3 MODCK2 DSDO	M4	Bidirectional
BADDR30 REG	К4	Output
BADDR[28:29]	M3, M2	Output
ĀS	L3	Input

## Table 35. Pin Assignments (continued)

Name	Pin Number	Туре
TRST	G19	Input
TDO DSDO	G17	Output
M_CRS	B7	Input
M_MDIO	H18	Bidirectional
M_TXEN	V15	Output
M_COL	H4	Input
KAPWR	R1	Power
GND	F6, F7, F8, F9, F10, F11, F12, F13, F14, G6, G7, G8, G9, G10, G11, G12, G13, G14, H6, H7, H8, H9, H10, H11, H12, H13, H14, J6, J7, J8, J9, J10, J11, J12, J13, J14, K6, K7, K8, K9, K10, K11, K12, K13, K14, L6, L7, L8, L9, L10, L11, L12, L13, L14, M6, M7, M8, M9, M10, M11, M12, M13, M14, N6, N7, N8, N9, N10, N11, N12, N13, N14, P6, P7, P8, P9, P10, P11, P12, P13, P14	Power
VDDL	A8, M1, W8, H19, F4, F16, P4, P16	Power
VDDH	E5, E6, E7, E8, E9, E10, E11, E12, E13, E14, E15, F5, F15, G5, G15, H5, H15, J5, J15, K5, K15, L5, L15, M5, M15, N5, N15, P5, P15, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, T14	Power
N/C	D6, D13, D14, U2, V2	No-connect

#### Table 35. Pin Assignments (continued)

<sup>1</sup> Classic SAR mode only

<sup>2</sup> ESAR mode only

## 14.2 Mechanical Dimensions of the PBGA Package

For more information on the printed circuit board layout of the PBGA package, including thermal via design and suggested pad layout, please refer to *Plastic Ball Grid Array Application Note* (order number: AN1231/D) available from your local Freescale sales office. Figure 78 shows the mechanical dimensions of the PBGA package.



**Document Revision History** 

# **15 Document Revision History**

Table 36 lists significant changes between revisions of this document.

Rev. No.	Date	Substantive Changes	
0	2001	Initial revision	
0.1	9/2001	Change extended temperature from 95 to 105	
0.2	11/2001	Revised for new template, changed Table 7 B23 max value @ 66 MHz from 2 ns to 8 ns.	
0.3	4/2002	<ul> <li>Timing modified and equations added, for Rev. A and B devices.</li> <li>Modified power numbers and temperature ranges. Added ESAR UTOPIA timing.</li> </ul>	
1.0	9/2002	<ul> <li>Specification changed to include the MPC857T and MPC857DSL.</li> <li>Changed maximum operating frequency from 80 MHz to 100 MHz.</li> <li>Removed MPC862DP, DT, and SR derivatives and part numbers.</li> <li>Corrected power dissipation numbers.</li> <li>Changed UTOPIA maximum frequency from 50 MHz to 33 MHz.</li> <li>Changed part number ordering information to Rev. B devices only.</li> <li>To maximum ratings for temperature, added frequency ranges.</li> </ul>	
1.1	5/2003	Changed SPI Master Timing Specs. 162 and 164	
1.2	8/2003	<ul> <li>Changed B28a through B28d and B29b to show that TRLX can be 0 or 1.</li> <li>Non-technical reformatting</li> </ul>	
2.0	11/2004	<ul> <li>Added a table footnote to Table 5 DC Electrical Specifications about meeting the VIL Max of the I2C Standard.</li> <li>Updated document template.</li> </ul>	
3.0	2/2006	Changed Tj from 95C to 105C in table 34	

### Table 36. Document Revision History