



Welcome to **E-XFL.COM** 

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### **Applications of Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

| Details                         |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Core Processor                  | MPC8xx  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 100MHz  |
| Co-Processors/DSP               | Communications; CPM   |
| RAM Controllers                 | DRAM  |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10Mbps (1), 10/100Mbps (1)  |
| SATA                            | -   |
| USB                             | -   |
| Voltage - I/O                   | 3.3V  |
| Operating Temperature           | 0°C ~ 105°C (TA)  |
| Security Features               | -   |
| Package / Case                  | 357-BBGA  |
| Supplier Device Package         | 357-PBGA (25x25)  |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc857tvr100b |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





## 1 Overview

The MPC862/857T/857DSL is a derivative of Freescale's MPC860 PowerQUICC<sup>™</sup> family of devices. It is a versatile single-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications and communications and networking systems. The MPC862/857T/857DSL provides enhanced ATM functionality over that of other ATM-enabled members of the MPC860 family.

Table 1 shows the functionality supported by the members of the MPC862/857T/857DSL family.

Cache **Ethernet Part** SCC SMC Instruction **Data Cache** 10/100 10T Cache MPC862P 16 Kbyte 8 Kbyte Up to 4 1 2 MPC862T 4 Kbyte 4 Kbyte Up to 4 2 MPC857T 4 Kbyte 4 Kbyte 1 1 1 2 1<sup>2</sup> 11 MPC857DSL 4 Kbyte 1 4 Kbyte

**Table 1. MPC862 Family Functionality** 

## 2 Features


The following list summarizes the key MPC862/857T/857DSL features:

- Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs)
  - The core performs branch prediction with conditional prefetch, without conditional execution
  - 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1).
    - 16-Kbyte instruction cache (MPC862P) is four-way, set-associative with 256 sets; 4-Kbyte instruction cache (MPC862T, MPC857T, and MPC857DSL) is two-way, set-associative with 128 sets.
    - 8-Kbyte data cache (MPC862P) is two-way, set-associative with 256 sets; 4-Kbyte data cache (MPC862T, MPC857T, and MPC857DSL) is two-way, set-associative with 128 sets.
    - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
    - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
  - MMUs with 32-entry TLB, fully associative instruction and data TLBs
  - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
  - Advanced on-chip-emulation debug mode

On the MPC857DSL, the SCC (SCC1) is for ethernet only. Also, the MPC857DSL does not support the Time Slot Assigner (TSA).

<sup>&</sup>lt;sup>2</sup> On the MPC857DSL, the SMC (SMC1) is for UART only.

#### **Maximum Tolerated Ratings**



<sup>\*</sup>The MPC857DSL does not contain SMC2 nor the Time Slot Assigner, and provides eight SDMA controllers.

Figure 2. MPC857T/MPC857DSL Block Diagram

# 3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC862/857T/857DSL. Table 2 provides the maximum ratings.

Table 2. Maximum Tolerated Ratings (GND = 0 V)

| Rating                      | Symbol | Value       | Unit | Max Freq<br>(MHz) |
|-----------------------------|--------|-------------|------|-------------------|
| Supply voltage <sup>1</sup> | VDDH   | -0.3 to 4.0 | V    | -                 |
|                             | VDDL   | -0.3 to 4.0 | V    | -                 |
|                             | KAPWR  | -0.3 to 4.0 | V    | -                 |
|                             | VDDSYN | -0.3 to 4.0 | V    | -                 |

MPC862/857T/857DSL PowerQUICC™ Family Hardware Specifications, Rev. 3



#### Thermal Calculation and Measurement

If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_I = T_B + (R_{\theta IB} \times P_D)$$

where:

 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W)

 $T_B$  = board temperature (°C)

 $P_D$  = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and vias attaching the thermal balls to the ground plane.

# 7.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two resistor model can be used with the thermal simulation of the application [2], or a more accurate and complex model of the package can be used in the thermal simulation.

# 7.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_{I} = T_{T} + (\Psi_{IT} \times P_{D})$$

where:

 $\Psi_{IT}$  = thermal characterization parameter

 $T_T$  = thermocouple temperature on top of package

 $P_D$  = power dissipation in package

The thermal characterization parameter is measured per JESD51-2 specification published by JEDEC using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.



**Table 7. Bus Operation Timings (continued)** 

| Num  | Characteristic  | 33   | MHz   | 40 MHz |       | 50 MHz |       | 66 MHz |       | Unit |
|------|---|------|-------|--------|-------|--------|-------|--------|-------|------|
| Num  | Characteristic  | Min  | Max   | Min    | Max   | Min    | Max   | Min    | Max   | Unit |
| В8а  | CLKOUT to TSIZ(0:1), $\overline{REG}$ , $\overline{RSV}$ , AT(0:3) $\overline{BDIP}$ , PTR valid (MAX = 0.25 x B1 + 6.3)                                      | 7.60 | 13.80 | 6.30   | 12.50 | 5.00   | 11.30 | 3.80   | 10.00 | ns   |
| B8b  | CLKOUT to BR, BG, VFLS(0:1),<br>VF(0:2), IWP(0:2), FRZ, LWP(0:1),<br>STS Valid <sup>4</sup> (MAX = 0.25 x B1 + 6.3)   | 7.60 | 13.80 | 6.30   | 12.50 | 5.00   | 11.30 | 3.80   | 10.00 | ns   |
| В9   | CLKOUT to A(0:31), BADDR(28:30),<br>RD/WR, BURST, D(0:31), DP(0:3),<br>TSIZ(0:1), REG, RSV, AT(0:3), PTR<br>High-Z (MAX = 0.25 x B1 + 6.3)                    | 7.60 | 13.80 | 6.30   | 12.50 | 5.00   | 11.30 | 3.80   | 10.00 | ns   |
| B11  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ assertion (MAX = 0.25 x B1 + 6.0)   | 7.60 | 13.60 | 6.30   | 12.30 | 5.00   | 11.00 | 3.80   | 11.30 | ns   |
| B11a | CLKOUT to $\overline{\text{TA}}$ , $\overline{\text{BI}}$ assertion (when driven by the memory controller or PCMCIA interface) (MAX = 0.00 x B1 + 9.30 $^5$ ) | 2.50 | 9.30  | 2.50   | 9.30  | 2.50   | 9.30  | 2.50   | 9.80  | ns   |
| B12  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ negation (MAX = 0.25 x B1 + 4.8)  | 7.60 | 12.30 | 6.30   | 11.00 | 5.00   | 9.80  | 3.80   | 8.50  | ns   |
| B12a | CLKOUT to TA, BI negation (when driven by the memory controller or PCMCIA interface) (MAX = 0.00 x B1 + 9.00)   | 2.50 | 9.00  | 2.50   | 9.00  | 2.50   | 9.00  | 2.50   | 9.00  | ns   |
| B13  | CLKOUT to TS, BB High-Z (MIN = 0.25 x B1)   | 7.60 | 21.60 | 6.30   | 20.30 | 5.00   | 19.00 | 3.80   | 14.00 | ns   |
| B13a | CLKOUT to TA, BI High-Z (when driven by the memory controller or PCMCIA interface) (MIN = 0.00 x B1 + 2.5)  | 2.50 | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | ns   |
| B14  | CLKOUT to TEA assertion (MAX = 0.00 x B1 + 9.00)  | 2.50 | 9.00  | 2.50   | 9.00  | 2.50   | 9.00  | 2.50   | 9.00  | ns   |
| B15  | CLKOUT to TEA High-Z (MIN = 0.00 x B1 + 2.50)   | 2.50 | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | 2.50   | 15.00 | ns   |
| B16  | TA, BI valid to CLKOUT (setup time)<br>(MIN = 0.00 x B1 + 6.00)   | 6.00 | _     | 6.00   | _     | 6.00   | _     | 6.00   | _     | ns   |
| B16a | TEA, KR, RETRY, CR valid to CLKOUT (setup time) (MIN = 0.00 x B1 + 4.5)   | 4.50 | _     | 4.50   | _     | 4.50   | _     | 4.50   | _     | ns   |
| B16b | BB, BG, BR, valid to CLKOUT (setup time) <sup>6</sup> (4MIN = 0.00 x B1 + 0.00)   | 4.00 | _     | 4.00   | _     | 4.00   | _     | 4.00   | _     | ns   |
| B17  | CLKOUT to TA, TEA, BI, BB, BG, BR valid (hold time) (MIN = 0.00 x B1 + 1.00 7)  | 1.00 | _     | 1.00   | _     | 1.00   | _     | 2.00   | _     | ns   |



#### **Bus Signal Timing**

**Table 7. Bus Operation Timings (continued)** 

| Nivers | Oh ava ataviatia  | 33 1  | MHz | 40 I  | MHz | 50 I  | 50 MHz 66 I |       | ИНz | l landa |
|--------|---|-------|-----|-------|-----|-------|-------------|-------|-----|---------|
| Num    | Characteristic  | Min   | Max | Min   | Max | Min   | Max         | Min   | Max | Unit    |
| B29d   | WE(0:3) negated to D(0:31), DP(0:3)<br>High-Z GPCM write access, TRLX = 1,<br>CSNT = 1, EBDF = 0 (MIN = 1.50 x B1<br>- 2.00)  | 43.50 | _   | 35.50 | _   | 28.00 | _           | 20.70 | _   | ns      |
| B29e   | CS negated to D(0:31), DP(0:3)<br>High-Z GPCM write access, TRLX = 1,<br>CSNT = 1, ACS = 10, or ACS = 11<br>EBDF = 0 (MIN = 1.50 x B1 - 2.00)   | 43.50 | _   | 35.50 | _   | 28.00 | _           | 20.70 | _   | ns      |
| B29f   | WE(0:3) negated to D(0:31), DP(0:3)<br>High Z GPCM write access, TRLX = 0,<br>CSNT = 1, EBDF = 1 (MIN = 0.375 x<br>B1 - 6.30)   | 5.00  | _   | 3.00  | _   | 1.10  | _           | 0.00  | _   | ns      |
| B29g   | CS negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 1 (MIN = 0.375 x B1 - 6.30)  | 5.00  | _   | 3.00  | _   | 1.10  | _           | 0.00  | _   | ns      |
| B29h   | WE(0:3) negated to D(0:31), DP(0:3)<br>High Z GPCM write access, TRLX = 1,<br>CSNT = 1, EBDF = 1 (MIN = 0.375 x<br>B1 - 3.30)   | 38.40 | _   | 31.10 | _   | 24.20 | _           | 17.50 | _   | ns      |
| B29i   | CS negated to D(0:31), DP(0:3)<br>High-Z GPCM write access, TRLX = 1,<br>CSNT = 1, ACS = 10 or ACS = 11,<br>EBDF = 1 (MIN = 0.375 x B1 - 3.30)  | 38.40 | _   | 31.10 | _   | 24.20 | _           | 17.50 | _   | ns      |
| B30    | CS, WE(0:3) negated to A(0:31),<br>BADDR(28:30) Invalid GPCM write<br>access <sup>11</sup> (MIN = 0.25 x B1 - 2.00)   | 5.60  | _   | 4.30  | _   | 3.00  | _           | 1.80  | _   | ns      |
| B30a   | WE(0:3) negated to A(0:31), BADDR(28:30) Invalid GPCM, write access, TRLX = 0, CSNT = 1, CS negated to A(0:31) invalid GPCM write access TRLX = 0, CSNT = 1 ACS = 10, or ACS == 11, EBDF = 0 (MIN = 0.50 x B1 - 2.00)             | 13.20 | _   | 10.50 | _   | 8.00  | _           | 5.60  |     | ns      |
| B30b   | WE(0:3) negated to A(0:31) Invalid GPCM BADDR(28:30) invalid GPCM write access, TRLX = 1, CSNT = 1.  CS negated to A(0:31) Invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10, or ACS == 11 EBDF = 0 (MIN = 1.50 x B1 - 2.00) | 43.50 | _   | 35.50 | _   | 28.00 | _           | 20.70 | _   | ns      |



**Table 7. Bus Operation Timings (continued)** 

| Nivers | Ohamadanistia  | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       | Unit |
|--------|--|--------|-------|--------|-------|--------|-------|--------|-------|------|
| Num    | Characteristic   | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   | Unit |
| B30c   | WE(0:3) negated to A(0:31), BADDR(28:30) invalid GPCM write access, TRLX = 0, CSNT = 1.  CS negated to A(0:31) invalid GPCM write access, TRLX = 0, CSNT = 1 ACS = 10, ACS == 11, EBDF = 1 (MIN = 0.375 x B1 - 3.00) | 8.40   | _     | 6.40   | _     | 4.50   | _     | 2.70   | _     | ns   |
| B30d   | WE(0:3) negated to A(0:31), BADDR(28:30) invalid GPCM write access TRLX = 1, CSNT =1, CS negated to A(0:31) invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or 11, EBDF = 1                                   | 38.67  |       | 31.38  | _     | 24.50  | _     | 17.83  | _     | ns   |
| B31    | CLKOUT falling edge to $\overline{\text{CS}}$ valid - as requested by control bit CST4 in the corresponding word in the UPM (MAX = 0.00 X B1 + 6.00)   | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | ns   |
| B31a   | CLKOUT falling edge to $\overline{\text{CS}}$ valid - as requested by control bit CST1 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.80)   | 7.60   | 14.30 | 6.30   | 13.00 | 5.00   | 11.80 | 3.80   | 10.50 | ns   |
| B31b   | CLKOUT rising edge to $\overline{CS}$ valid - as requested by control bit CST2 in the corresponding word in the UPM (MAX = 0.00 x B1 + 8.00)   | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | ns   |
| B31c   | CLKOUT rising edge to $\overline{CS}$ valid- as requested by control bit CST3 in the corresponding word in the UPM (MAX = 0.25 x B1 + 6.30)  | 7.60   | 13.80 | 6.30   | 12.50 | 5.00   | 11.30 | 3.80   | 10.00 | ns   |
| B31d   | CLKOUT falling edge to $\overline{\text{CS}}$ valid, as requested by control bit CST1 in the corresponding word in the UPM EBDF = 1 (MAX = 0.375 x B1 + 6.6)   | 9.40   | 18.00 | 7.60   | 16.00 | 13.30  | 14.10 | 11.30  | 12.30 | ns   |
| B32    | CLKOUT falling edge to BS valid- as requested by control bit BST4 in the corresponding word in the UPM (MAX = 0.00 x B1 + 6.00)  | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | 1.50   | 6.00  | ns   |
| B32a   | CLKOUT falling edge to BS valid - as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 0 (MAX = 0.25 x B1 + 6.80)   | 7.60   | 14.30 | 6.30   | 13.00 | 5.00   | 11.80 | 3.80   | 10.50 | ns   |
| B32b   | CLKOUT rising edge to $\overline{BS}$ valid - as requested by control bit BST2 in the corresponding word in the UPM (MAX = 0.00 x B1 + 8.00)   | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | 1.50   | 8.00  | ns   |



| Table 7  | Bus O | neration   | Timings  | (continued)                |
|----------|-------|------------|----------|----------------------------|
| Iable 1. | Dus O | pei alioii | HIIIIIII | (COIILIIIU <del>C</del> U) |

| Num | Characteristic   | 33 [ | ИНz | 40 MHz |     | 50 MHz |     | 66 MHz |     | Unit  |
|-----|--|------|-----|--------|-----|--------|-----|--------|-----|-------|
| Num | Gharacteristic   | Min  | Max | Min    | Max | Min    | Max | Min    | Max | Oille |
| B37 | UPWAIT valid to CLKOUT falling edge<br>12 (MIN = 0.00 x B1 + 6.00)                     | 6.00 | _   | 6.00   | _   | 6.00   | _   | 6.00   | _   | ns    |
| B38 | CLKOUT falling edge to UPWAIT valid <sup>12</sup> (MIN = 0.00 x B1 + 1.00)             | 1.00 | _   | 1.00   | _   | 1.00   | _   | 1.00   | _   | ns    |
| B39 | AS valid to CLKOUT rising edge <sup>13</sup> (MIN = 0.00 x B1 + 7.00)                  | 7.00 | _   | 7.00   | _   | 7.00   | _   | 7.00   | _   | ns    |
| B40 | A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge (MIN = 0.00 x B1 + 7.00) | 7.00 | _   | 7.00   | _   | 7.00   | _   | 7.00   | _   | ns    |
| B41 | TS valid to CLKOUT rising edge (setup time) (MIN = 0.00 x B1 + 7.00)                   | 7.00 | _   | 7.00   | _   | 7.00   | _   | 7.00   | _   | ns    |
| B42 | CLKOUT rising edge to TS valid (hold time) (MIN = 0.00 x B1 + 2.00)                    | 2.00 | _   | 2.00   | _   | 2.00   | _   | 2.00   | _   | ns    |
| B43 | AS negation to memory controller signals negation (MAX = TBD)                          | _    | TBD | _      | TBD | _      | TBD | _      | TBD | ns    |

<sup>1</sup> Phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed value.

<sup>&</sup>lt;sup>2</sup> If the rate of change of the frequency of EXTAL is slow (I.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (I.e., it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%.

<sup>&</sup>lt;sup>3</sup> The timings specified in B4 and B5 are based on full strength clock.

The timing for BR output is relevant when the MPC862/857T/857DSL is selected to work with external bus arbiter. The timing for BG output is relevant when the MPC862/857T/857DSL is selected to work with internal bus arbiter.

<sup>&</sup>lt;sup>5</sup> For part speeds above 50MHz, use 9.80ns for B11a.

The timing required for  $\overline{BR}$  input is relevant when the MPC862/857T/857DSL is selected to work with internal bus arbiter. The timing for  $\overline{BG}$  input is relevant when the MPC862/857T/857DSL is selected to work with external bus arbiter.

<sup>&</sup>lt;sup>7</sup> For part speeds above 50MHz, use 2ns for B17.

The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.

<sup>&</sup>lt;sup>9</sup> For part speeds above 50MHz, use 2ns for B19.

The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

The timing B30 refers to  $\overline{CS}$  when ACS = 00 and to  $\overline{WE}(0.3)$  when CSNT = 0.

<sup>12</sup> The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 19.

<sup>&</sup>lt;sup>13</sup> The  $\overline{\text{AS}}$  signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 22.



Figure 10 provides the timing for the input data controlled by the UPM for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)




Figure 10. Input Data Timing when Controlled by UPM in the Memory Controller and DLT3 = 1

Figure 11 through Figure 14 provide the timing for the external bus read controlled by various GPCM factors.




Figure 11. External Bus Read Timing (GPCM Controlled—ACS = 00)






Figure 16. External Bus Write Timing (GPCM Controlled—TRLX = 0,1 CSNT = 1)



#### **Bus Signal Timing**

#### Table 8 provides interrupt timing for the MPC862/857T/857DSL.

#### **Table 8. Interrupt Timing**

| Num   | Characteristic <sup>1</sup>                    | All Freq                   | Unit |       |  |
|-------|--|----------------------------|------|-------|--|
| Nulli | Characteristic                                 | ### All Frequencies    Min | Max  | Oilit |  |
| 139   | IRQx valid to CLKOUT rising edge (set up time) | 6.00                       |      | ns    |  |
| 140   | IRQx hold time after CLKOUT                    | 2.00                       |      | ns    |  |
| 141   | IRQx pulse width low                           | 3.00                       |      | ns    |  |
| 142   | IRQx pulse width high                          | 3.00                       |      | ns    |  |
| 143   | IRQx edge-to-edge time                         | 4xT <sub>CLOCKOUT</sub>    |      | _     |  |

The timings I39 and I40 describe the testing conditions under which the IRQ lines are tested when being defined as level sensitive. The IRQ lines are synchronized internally and do not have to be asserted or negated with reference to the CLKOUT.

The timings I41, I42, and I43 are specified to allow the correct function of the  $\overline{\text{IRQ}}$  lines detection circuitry, and has no direct relation with the total system interrupt latency that the MPC862/857T/857DSL is able to support.

Figure 24 provides the interrupt detection timing for the external level-sensitive lines.




Figure 24. Interrupt Detection Timing for External Level Sensitive Lines

Figure 25 provides the interrupt detection timing for the external edge-sensitive lines.




Figure 25. Interrupt Detection Timing for External Edge Sensitive Lines



Table 11 shows the debug port timing for the MPC862/857T/857DSL.

**Table 11. Debug Port Timing** 

| Num | Characteristic              | All Freq                     | Unit  |       |
|-----|-----------------------------|------------------------------|-------|-------|
| Num | Characteristic              | Min                          | Max   | Oilit |
| D61 | DSCK cycle time             | 3 x T <sub>CLOCKOUT</sub>    |       | -     |
| D62 | DSCK clock pulse width      | 1.25 x T <sub>CLOCKOUT</sub> |       | -     |
| D63 | DSCK rise and fall times    | 0.00                         | 3.00  | ns    |
| D64 | DSDI input data setup time  | 8.00                         |       | ns    |
| D65 | DSDI data hold time         | 5.00                         |       | ns    |
| D66 | DSCK low to DSDO data valid | 0.00                         | 15.00 | ns    |
| D67 | DSCK low to DSDO invalid    | 0.00                         | 2.00  | ns    |

Figure 31 provides the input timing for the debug port clock.




Figure 31. Debug Port Clock Input Timing

Figure 32 provides the timing for the debug port.




Figure 32. Debug Port Timings

# 11 CPM Electrical Characteristics

This section provides the AC and DC electrical specifications for the communications processor module (CPM) of the MPC862/857T/857DSL.

# 11.1 PIP/PIO AC Electrical Specifications

Table 14 provides the PIP/PIO AC timings as shown in Figure 40 though Figure 44.

Table 14. PIP/PIO Timing

| Num   | Characteristic   | All Freq              | uencies | Unit |
|-------|--|-----------------------|---------|------|
| Nulli | Characteristic   | Min                   | Max     |      |
| 21    | Data-in setup time to STBI low                                       | 0                     | _       | ns   |
| 22    | Data-in hold time to STBI high                                       | 2.5 – t3 <sup>1</sup> | _       | clk  |
| 23    | STBI pulse width   | 1.5                   | _       | clk  |
| 24    | STBO pulse width   | 1 clk – 5 ns          | _       | ns   |
| 25    | Data-out setup time to STBO low                                      | 2                     | _       | clk  |
| 26    | Data-out hold time from STBO high                                    | 5                     | _       | clk  |
| 27    | STBI low to STBO low (Rx interlock)                                  | _                     | 2       | clk  |
| 28    | STBI low to STBO high (Tx interlock)                                 | 2                     | _       | clk  |
| 29    | Data-in setup time to clock high                                     | 15                    | _       | ns   |
| 30    | Data-in hold time from clock high                                    | 7.5                   | _       | ns   |
| 31    | Clock low to data-out valid (CPU writes data, control, or direction) | _                     | 25      | ns   |

<sup>1</sup> t3 = Specification 23




Figure 40. PIP Rx (Interlock Mode) Timing Diagram






Figure 56. IDL Timing



# 11.7 SCC in NMSI Mode Electrical Specifications

Table 20 provides the NMSI external clock timing.

**Table 20. NMSI External Clock Timing** 

| Nivers | Ohavastavistis                                       | All Freq     | uencies | l lmit |
|--------|--|--------------|---------|--------|
| Num    | Characteristic                                       | Min          | Max     | Unit   |
| 100    | RCLK1 and TCLK1 width high <sup>1</sup>              | 1/SYNCCLK    | _       | ns     |
| 101    | RCLK1 and TCLK1 width low                            | 1/SYNCCLK +5 | _       | ns     |
| 102    | RCLK1 and TCLK1 rise/fall time                       | _            | 15.00   | ns     |
| 103    | TXD1 active delay (from TCLK1 falling edge)          | 0.00         | 50.00   | ns     |
| 104    | RTS1 active/inactive delay (from TCLK1 falling edge) | 0.00         | 50.00   | ns     |
| 105    | CTS1 setup time to TCLK1 rising edge                 | 5.00         | _       | ns     |
| 106    | RXD1 setup time to RCLK1 rising edge                 | 5.00         | _       | ns     |
| 107    | RXD1 hold time from RCLK1 rising edge <sup>2</sup>   | 5.00         | _       | ns     |
| 108    | CD1 setup Time to RCLK1 rising edge                  | 5.00         | _       | ns     |

<sup>&</sup>lt;sup>1</sup> The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 2.25/1.

Table 21 provides the NMSI internal clock timing.

**Table 21. NMSI Internal Clock Timing** 

| Num   | Characteristic                                       | All Freq | Unit      |       |
|-------|--|----------|-----------|-------|
| Nulli | Characteristic                                       | Min      | Max       | Oilit |
| 100   | RCLK1 and TCLK1 frequency <sup>1</sup>               | 0.00     | SYNCCLK/3 | MHz   |
| 102   | RCLK1 and TCLK1 rise/fall time                       | _        | _         | ns    |
| 103   | TXD1 active delay (from TCLK1 falling edge)          | 0.00     | 30.00     | ns    |
| 104   | RTS1 active/inactive delay (from TCLK1 falling edge) | 0.00     | 30.00     | ns    |
| 105   | CTS1 setup time to TCLK1 rising edge                 | 40.00    | _         | ns    |
| 106   | RXD1 setup time to RCLK1 rising edge                 | 40.00    | _         | ns    |
| 107   | RXD1 hold time from RCLK1 rising edge <sup>2</sup>   | 0.00     | _         | ns    |
| 108   | CD1 setup time to RCLK1 rising edge                  | 40.00    | _         | ns    |

<sup>&</sup>lt;sup>1</sup> The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 3/1.

<sup>&</sup>lt;sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signal.

Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signals.




Figure 59. HDLC Bus Timing Diagram


# 11.8 Ethernet Electrical Specifications

Table 22 provides the Ethernet timings as shown in Figure 60 though Figure 64.

**Table 22. Ethernet Timing** 

| Num | Characteristic  | All Fred | All Frequencies |        |
|-----|---|----------|-----------------|--------|
|     |   | Min      | Max             | - Unit |
| 120 | CLSN width high   | 40       | _               | ns     |
| 121 | RCLK1 rise/fall time  | _        | 15              | ns     |
| 122 | RCLK1 width low   | 40       | _               | ns     |
| 123 | RCLK1 clock period <sup>1</sup>                                 | 80       | 120             | ns     |
| 124 | RXD1 setup time   | 20       | _               | ns     |
| 125 | RXD1 hold time  | 5        | _               | ns     |
| 126 | RENA active delay (from RCLK1 rising edge of the last data bit) | 10       | _               | ns     |
| 127 | RENA width low  | 100      | _               | ns     |
| 128 | TCLK1 rise/fall time  | _        | 15              | ns     |
| 129 | TCLK1 width low   | 40       | _               | ns     |
| 130 | TCLK1 clock period <sup>1</sup>                                 | 99       | 101             | ns     |
| 131 | TXD1 active delay (from TCLK1 rising edge)                      | 10       | 50              | ns     |
| 132 | TXD1 inactive delay (from TCLK1 rising edge)                    | 10       | 50              | ns     |
| 133 | TENA active delay (from TCLK1 rising edge)                      | 10       | 50              | ns     |







#### NOTES:

- 1. Transmit clock invert (TCI) bit in GSMR is set.
- 2. If RENA is deasserted before TENA, or RENA is not asserted at all during transmit, then the CSL bit is set in the buffer descriptor at the end of the frame transmission.

Figure 62. Ethernet Transmit Timing Diagram




Figure 63. CAM Interface Receive Start Timing Diagram



Figure 64. CAM Interface REJECT Timing Diagram






Figure 68. SPI Slave (CP = 0) Timing Diagram




Figure 69. SPI Slave (CP = 1) Timing Diagram

MPC862/857T/857DSL PowerQUICC™ Family Hardware Specifications, Rev. 3



# 13.1 MII Receive Signal Timing (MII\_RXD[3:0], MII\_RX\_DV, MII\_RX\_ER, MII\_RX\_CLK)

The receiver functions correctly up to a MII\_RX\_CLK maximum frequency of 25MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_RX\_CLK frequency - 1%.

Table 29 provides information on the MII receive signal timing.

| Num | Characteristic   | Min | Max | Unit              |
|-----|--|-----|-----|-------------------|
| M1  | MII_RXD[3:0], MII_RX_DV, MII_RX_ER to MII_RX_CLK setup | 5   | _   | ns                |
| M2  | MII_RX_CLK to MII_RXD[3:0], MII_RX_DV, MII_RX_ER hold  | 5   | _   | ns                |
| М3  | MII_RX_CLK pulse width high                            | 35% | 65% | MII_RX_CLK period |
| M4  | MII_RX_CLK pulse width low                             | 35% | 65% | MII_RX_CLK period |

**Table 29. MII Receive Signal Timing** 

Figure 73 shows MII receive signal timing.




Figure 73. MII Receive Signal Timing Diagram

# 13.2 MII Transmit Signal Timing (MII\_TXD[3:0], MII\_TX\_EN, MII\_TX\_ER, MII\_TX\_CLK)

The transmitter functions correctly up to a MII\_TX\_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_TX\_CLK frequency - 1%.

Table 30 provides information on the MII transmit signal timing.

 Num
 Characteristic
 Min
 Max
 Unit

 M5
 MII\_TX\_CLK to MII\_TXD[3:0], MII\_TX\_EN, MII\_TX\_ER invalid
 5
 —
 ns

 M6
 MII\_TX\_CLK to MII\_TXD[3:0], MII\_TX\_EN, MII\_TX\_ER valid
 —
 25

Table 30. MII Transmit Signal Timing

MPC862/857T/857DSL PowerQUICC™ Family Hardware Specifications, Rev. 3



| Table 30.  | MII Transmi | t Signal Timir     | ng (continued)   |
|------------|-------------|--------------------|------------------|
| I UDIC CO. |             | t Oigilai i illiii | ig (ooiitiiiaca) |

| Num | Characteristic              | Min | Max | Unit              |
|-----|-----------------------------|-----|-----|-------------------|
| M7  | MII_TX_CLK pulse width high | 35% | 65% | MII_TX_CLK period |
| M8  | MII_TX_CLK pulse width low  | 35% | 65% | MII_TX_CLK period |

Figure 74 shows the MII transmit signal timing diagram.




Figure 74. MII Transmit Signal Timing Diagram

## 13.3 MII Async Inputs Signal Timing (MII\_CRS, MII\_COL)

Table 31 provides information on the MII async inputs signal timing.

Table 31. MII Async Inputs Signal Timing

| Num | Characteristic                       | Min | Max | Unit              |
|-----|--------------------------------------|-----|-----|-------------------|
| M9  | MII_CRS, MII_COL minimum pulse width | 1.5 | _   | MII_TX_CLK period |

Figure 75 shows the MII asynchronous inputs signal timing diagram.




Figure 75. MII Async Inputs Timing Diagram

# 13.4 MII Serial Management Channel Timing (MII\_MDIO, MII\_MDC)

Table 32 provides information on the MII serial management channel signal timing. The FEC functions correctly with a maximum MDC frequency in excess of 2.5 MHz. The exact upper bound is under investigation.



#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### email

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 (800) 521-6274 480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064, Japan 0120 191014 +81 2666 8080 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor
@ hibbertgroup.com

Document Number: MPC862EC

Rev. 3 2/2006 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2006.

