

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Active  |
| Core Processor                  | MPC8xx  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 66MHz   |
| Co-Processors/DSP               | Communications; CPM   |
| RAM Controllers                 | DRAM  |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10Mbps (4), 10/100Mbps (1)  |
| SATA                            | -   |
| USB                             | -   |
| Voltage - I/O                   | 3.3V  |
| Operating Temperature           | 0°C ~ 105°C (TA)  |
| Security Features               | -   |
| Package / Case                  | 357-BBGA  |
| Supplier Device Package         | 357-PBGA (25x25)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc862pzq66b">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc862pzq66b</a> |

# 1 Overview

The MPC862/857T/857DSL is a derivative of Freescale's MPC860 PowerQUICC™ family of devices. It is a versatile single-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications and communications and networking systems. The MPC862/857T/857DSL provides enhanced ATM functionality over that of other ATM-enabled members of the MPC860 family.

Table 1 shows the functionality supported by the members of the MPC862/857T/857DSL family.

**Table 1. MPC862 Family Functionality**

| Part      | Cache             |            | Ethernet |        | SCC            | SMC            |
|-----------|-------------------|------------|----------|--------|----------------|----------------|
|           | Instruction Cache | Data Cache | 10T      | 10/100 |                |                |
| MPC862P   | 16 Kbyte          | 8 Kbyte    | Up to 4  | 1      | 4              | 2              |
| MPC862T   | 4 Kbyte           | 4 Kbyte    | Up to 4  | 1      | 4              | 2              |
| MPC857T   | 4 Kbyte           | 4 Kbyte    | 1        | 1      | 1              | 2              |
| MPC857DSL | 4 Kbyte           | 4 Kbyte    | 1        | 1      | 1 <sup>1</sup> | 1 <sup>2</sup> |

<sup>1</sup> On the MPC857DSL, the SCC (SCC1) is for ethernet only. Also, the MPC857DSL does not support the Time Slot Assigner (TSA).

<sup>2</sup> On the MPC857DSL, the SMC (SMC1) is for UART only.

# 2 Features

The following list summarizes the key MPC862/857T/857DSL features:

- Embedded single-issue, 32-bit MPC8xx core (implementing the PowerPC architecture) with thirty-two 32-bit general-purpose registers (GPRs)
  - The core performs branch prediction with conditional prefetch, without conditional execution
  - 4- or 8-Kbyte data cache and 4- or 16-Kbyte instruction cache (see Table 1).
    - 16-Kbyte instruction cache (MPC862P) is four-way, set-associative with 256 sets; 4-Kbyte instruction cache (MPC862T, MPC857T, and MPC857DSL) is two-way, set-associative with 128 sets.
    - 8-Kbyte data cache (MPC862P) is two-way, set-associative with 256 sets; 4-Kbyte data cache (MPC862T, MPC857T, and MPC857DSL) is two-way, set-associative with 128 sets.
    - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks.
    - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis.
  - MMUs with 32-entry TLB, fully associative instruction and data TLBs
  - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
  - Advanced on-chip-emulation debug mode

## Features

- Sleep—All units disabled except RTC, PIT, time base, and decremter with PLL active for fast wake up
- Deep sleep—All units disabled including PLL except RTC, PIT, time base, and decremter.
- Power down mode— All units powered down except PLL, RTC, PIT, time base and decremter
- Debug interface
  - Eight comparators: four operate on instruction address, two operate on data address, and two operate on data
  - Supports conditions: = ≠ < >
  - Each watchpoint can generate a break point internally
- 3.3 V operation with 5-V TTL compatibility except EXTAL and EXTCLK
- 357-pin plastic ball grid array (PBGA) package
- Operation up to 100MHz

The MPC862/857T/857DSL is comprised of three modules that each use the 32-bit internal bus: the MPC8xx core, the system integration unit (SIU), and the communication processor module (CPM). The MPC862P/862T block diagram is shown in [Figure 1](#). The MPC857T/857DSL block diagram is shown in [Figure 2](#).

**Table 4. Power Dissipation ( $P_D$ ) (continued)**

| Die Revision           | Frequency | Typical <sup>1</sup> | Maximum <sup>2</sup> | Unit |
|------------------------|-----------|----------------------|----------------------|------|
| A.1, B.0<br>(2:1 Mode) | 66 MHz    | 910                  | 1060                 | mW   |
|                        | 80 MHz    | 1.06                 | 1.20                 | W    |
| B.0<br>(2:1 Mode)      | 100 MHz   | 1.35                 | 1.54                 | W    |

<sup>1</sup> Typical power dissipation is measured at 3.3 V.

<sup>2</sup> Maximum power dissipation is measured at 3.5 V.

#### NOTE

Values in [Table 4](#) represent VDDL based power dissipation and do not include I/O power dissipation over VDDH. I/O power dissipation varies widely by application due to buffer current, depending on external circuitry.

## 6 DC Characteristics

[Table 5](#) provides the DC electrical characteristics for the MPC862/857T/857DSL.

**Table 5. DC Electrical Specifications**

| Characteristic  | Symbol                                     | Min        | Max     | Unit |
|---|--|------------|---------|------|
| Operating voltage   | VDDH, VDDL,<br>KAPWR,<br>VDDSYN            | 3.135      | 3.465   | V    |
|   | KAPWR<br>(power-down<br>mode)              | 2.0        | 3.6     | V    |
|   | KAPWR<br>(all other<br>operating<br>modes) | VDDH – 0.4 | VDDH    | V    |
| Input High Voltage (all inputs except EXTAL and EXTCLK)   | VIH  | 2.0        | 5.5     | V    |
| Input Low Voltage <sup>1</sup>  | VIL  | GND        | 0.8     | V    |
| EXTAL, EXTCLK Input High Voltage  | VIHC                                       | 0.7*(VCC)  | VCC+0.3 | V    |
| Input Leakage Current, Vin = 5.5 V (Except TMS, $\overline{\text{TRST}}$ ,<br>DSCK and DSDI pins) | I <sub>in</sub>                            | —          | 100     | μA   |
| Input Leakage Current, Vin = 3.6 V (Except TMS, $\overline{\text{TRST}}$ ,<br>DSCK, and DSDI)     | I <sub>in</sub>                            | —          | 10      | μA   |
| Input Leakage Current, Vin = 0 V (Except TMS, $\overline{\text{TRST}}$ ,<br>DSCK, and DSDI pins)  | I <sub>in</sub>                            | —          | 10      | μA   |
| Input Capacitance <sup>2</sup>  | C <sub>in</sub>                            | —          | 20      | pF   |
| Output High Voltage, IOH = -2.0 mA, VDDH = 3.0 V<br>(Except XTAL, XFC, and Open drain pins)       | VOH  | 2.4        | —       | V    |

## 7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

$R_{\theta JA}$  = junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  = junction-to-case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta CA}$  = case-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

## 7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model which has demonstrated reasonable accuracy (about 20%) is a two resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. It has been observed that the thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature; see [Figure 3](#).




Figure 3. Effect of Board Temperature Rise on Thermal Behavior

## 7.6 References

Semiconductor Equipment and Materials International  
 805 East Middlefield Rd.  
 Mountain View, CA 94043

(415) 964-5111

MIL-SPEC and EIA/JESD (JEDEC) Specifications  
 (Available from Global Engineering Documents)

800-854-7179 or  
 303-397-7956

JEDEC Specifications

<http://www.jedec.org>

1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

## 8 Layout Practices

Each  $V_{CC}$  pin on the MPC862/857T/857DSL should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{CC}$  power supply should be bypassed to ground using at least four 0.1  $\mu$ F by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{CC}$  and GND should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as  $V_{CC}$  and GND planes.

All output pins on the MPC862/857T/857DSL have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data busses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{CC}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

## 9 Bus Signal Timing

The maximum bus speed supported by the MPC862/857T/857DSL is 66 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC862/857T/857DSL used at 80MHz must be configured for a 40 MHz bus). [Table 6](#) shows the period ranges for standard part frequencies.

**Table 6. Period Range for Standard Part Frequencies**

| Freq   | 50 MHz |       | 66 MHz |       | 80 MHz |       | 100 MHz |       |
|--------|--------|-------|--------|-------|--------|-------|---------|-------|
|        | Min    | Max   | Min    | Max   | Min    | Max   | Min     | Max   |
| Period | 20.00  | 30.30 | 15.15  | 30.30 | 25.00  | 30.30 | 20.00   | 30.30 |

Figure 18 provides the timing for the external bus controlled by the UPM.






Figure 18. External Bus Timing (UPM Controlled Signals)

Figure 21 provides the timing for the synchronous external master access controlled by the GPCM.




**Figure 21. Synchronous External Master Access Timing  
(GPCM Handled ACS = 00)**

Figure 22 provides the timing for the asynchronous external master memory access controlled by the GPCM.



**Figure 22. Asynchronous External Master Memory Access Timing  
(GPCM Controlled—ACS = 00)**

Figure 23 provides the timing for the asynchronous external master control signals negation.



**Figure 23. Asynchronous External Master—Control Signals Negation Timing**

Table 9 shows the PCMCIA timing for the MPC862/857T/857DSL.

**Table 9. PCMCIA Timing**

| Num | Characteristic   | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       | Unit |
|-----|--|--------|-------|--------|-------|--------|-------|--------|-------|------|
|     |  | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   |      |
| P44 | A(0:31), $\overline{\text{REG}}$ valid to PCMCIA Strobe asserted. <sup>1</sup> (MIN = 0.75 x B1 - 2.00)  | 20.70  | —     | 16.70  | —     | 13.00  | —     | 9.40   | —     | ns   |
| P45 | A(0:31), $\overline{\text{REG}}$ valid to ALE negation. <sup>1</sup> (MIN = 1.00 x B1 - 2.00)  | 28.30  | —     | 23.00  | —     | 18.00  | —     | 13.20  | —     | ns   |
| P46 | CLKOUT to $\overline{\text{REG}}$ valid (MAX = 0.25 x B1 + 8.00)   | 7.60   | 15.60 | 6.30   | 14.30 | 5.00   | 13.00 | 3.80   | 11.80 | ns   |
| P47 | CLKOUT to $\overline{\text{REG}}$ Invalid. (MIN = 0.25 x B1 + 1.00)  | 8.60   | —     | 7.30   | —     | 6.00   | —     | 4.80   | —     | ns   |
| P48 | CLKOUT to $\overline{\text{CE1}}$ , $\overline{\text{CE2}}$ asserted. (MAX = 0.25 x B1 + 8.00)   | 7.60   | 15.60 | 6.30   | 14.30 | 5.00   | 13.00 | 3.80   | 11.80 | ns   |
| P49 | CLKOUT to $\overline{\text{CE1}}$ , $\overline{\text{CE2}}$ negated. (MAX = 0.25 x B1 + 8.00)  | 7.60   | 15.60 | 6.30   | 14.30 | 5.00   | 13.00 | 3.80   | 11.80 | ns   |
| P50 | CLKOUT to $\overline{\text{PCOE}}$ , $\overline{\text{IORD}}$ , $\overline{\text{PCWE}}$ , $\overline{\text{IOWR}}$ assert time. (MAX = 0.00 x B1 + 11.00) | —      | 11.00 | —      | 11.00 | —      | 11.00 | —      | 11.00 | ns   |
| P51 | CLKOUT to $\overline{\text{PCOE}}$ , $\overline{\text{IORD}}$ , $\overline{\text{PCWE}}$ , $\overline{\text{IOWR}}$ negate time. (MAX = 0.00 x B1 + 11.00) | 2.00   | 11.00 | 2.00   | 11.00 | 2.00   | 11.00 | 2.00   | 11.00 | ns   |
| P52 | CLKOUT to ALE assert time (MAX = 0.25 x B1 + 6.30)   | 7.60   | 13.80 | 6.30   | 12.50 | 5.00   | 11.30 | 3.80   | 10.00 | ns   |
| P53 | CLKOUT to ALE negate time (MAX = 0.25 x B1 + 8.00)   | —      | 15.60 | —      | 14.30 | —      | 13.00 | —      | 11.80 | ns   |
| P54 | $\overline{\text{PCWE}}$ , $\overline{\text{IOWR}}$ negated to D(0:31) invalid. <sup>1</sup> (MIN = 0.25 x B1 - 2.00)                                      | 5.60   | —     | 4.30   | —     | 3.00   | —     | 1.80   | —     | ns   |
| P55 | $\overline{\text{WAITA}}$ and $\overline{\text{WAITB}}$ valid to CLKOUT rising edge. <sup>1</sup> (MIN = 0.00 x B1 + 8.00)                                 | 8.00   | —     | 8.00   | —     | 8.00   | —     | 8.00   | —     | ns   |
| P56 | CLKOUT rising edge to $\overline{\text{WAITA}}$ and $\overline{\text{WAITB}}$ invalid. <sup>1</sup> (MIN = 0.00 x B1 + 2.00)                               | 2.00   | —     | 2.00   | —     | 2.00   | —     | 2.00   | —     | ns   |

<sup>1</sup> PSST = 1. Otherwise add PSST times cycle time.  
PSHT = 0. Otherwise add PSHT times cycle time.

These synchronous timings define when the  $\overline{\text{WAITx}}$  signals are detected in order to freeze (or relieve) the PCMCIA current cycle. The  $\overline{\text{WAITx}}$  assertion will be effective only if it is detected 2 cycles before the PSL timer expiration. See PCMCIA Interface in the *MPC862 PowerQUICC User's Manual*.


Table 10 shows the PCMCIA port timing for the MPC862/857T/857DSL.

**Table 10. PCMCIA Port Timing**

| Num | Characteristic  | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       | Unit |
|-----|---|--------|-------|--------|-------|--------|-------|--------|-------|------|
|     |   | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   |      |
| P57 | CLKOUT to OPx Valid (MAX = 0.00 x B1 + 19.00)                     | —      | 19.00 | —      | 19.00 | —      | 19.00 | —      | 19.00 | ns   |
| P58 | HRESET negated to OPx drive <sup>1</sup> (MIN = 0.75 x B1 + 3.00) | 25.70  | —     | 21.70  | —     | 18.00  | —     | 14.40  | —     | ns   |
| P59 | IP_Xx valid to CLKOUT rising edge (MIN = 0.00 x B1 + 5.00)        | 5.00   | —     | 5.00   | —     | 5.00   | —     | 5.00   | —     | ns   |
| P60 | CLKOUT rising edge to IP_Xx invalid (MIN = 0.00 x B1 + 1.00)      | 1.00   | —     | 1.00   | —     | 1.00   | —     | 1.00   | —     | ns   |


<sup>1</sup> OP2 and OP3 only.

Figure 29 provides the PCMCIA output port timing for the MPC862/857T/857DSL.



**Figure 29. PCMCIA Output Port Timing**

Figure 30 provides the PCMCIA output port timing for the MPC862/857T/857DSL.




**Figure 30. PCMCIA Input Port Timing**

Table 11 shows the debug port timing for the MPC862/857T/857DSL.

**Table 11. Debug Port Timing**


| Num | Characteristic              | All Frequencies                   |       | Unit |
|-----|-----------------------------|-----------------------------------|-------|------|
|     |                             | Min                               | Max   |      |
| D61 | DSCK cycle time             | $3 \times T_{\text{CLOCKOUT}}$    |       | -    |
| D62 | DSCK clock pulse width      | $1.25 \times T_{\text{CLOCKOUT}}$ |       | -    |
| D63 | DSCK rise and fall times    | 0.00                              | 3.00  | ns   |
| D64 | DSDI input data setup time  | 8.00                              |       | ns   |
| D65 | DSDI data hold time         | 5.00                              |       | ns   |
| D66 | DSCK low to DSDO data valid | 0.00                              | 15.00 | ns   |
| D67 | DSCK low to DSDO invalid    | 0.00                              | 2.00  | ns   |

Figure 31 provides the input timing for the debug port clock.




**Figure 31. Debug Port Clock Input Timing**

Figure 32 provides the timing for the debug port.




**Figure 32. Debug Port Timings**

Figure 33 shows the reset timing for the data bus configuration.



**Figure 33. Reset Timing—Configuration from Data Bus**

Figure 34 provides the reset timing for the data bus weak drive during configuration.



**Figure 34. Reset Timing—Data Bus Weak Drive during Configuration**

# 11 CPM Electrical Characteristics

This section provides the AC and DC electrical specifications for the communications processor module (CPM) of the MPC862/857T/857DSL.

## 11.1 PIP/PIO AC Electrical Specifications

Table 14 provides the PIP/PIO AC timings as shown in Figure 40 through Figure 44.

Table 14. PIP/PIO Timing

| Num | Characteristic   | All Frequencies |     | Unit |
|-----|--|-----------------|-----|------|
|     |  | Min             | Max |      |
| 21  | Data-in setup time to STBI low                                       | 0               | —   | ns   |
| 22  | Data-in hold time to STBI high                                       | $2.5 - t_3^1$   | —   | clk  |
| 23  | STBI pulse width   | 1.5             | —   | clk  |
| 24  | STBO pulse width   | 1 clk – 5 ns    | —   | ns   |
| 25  | Data-out setup time to STBO low                                      | 2               | —   | clk  |
| 26  | Data-out hold time from STBO high                                    | 5               | —   | clk  |
| 27  | STBI low to STBO low (Rx interlock)                                  | —               | 2   | clk  |
| 28  | STBI low to STBO high (Tx interlock)                                 | 2               | —   | clk  |
| 29  | Data-in setup time to clock high                                     | 15              | —   | ns   |
| 30  | Data-in hold time from clock high                                    | 7.5             | —   | ns   |
| 31  | Clock low to data-out valid (CPU writes data, control, or direction) | —               | 25  | ns   |

<sup>1</sup>  $t_3$  = Specification 23




Figure 40. PIP Rx (Interlock Mode) Timing Diagram

## 11.4 Baud Rate Generator AC Electrical Specifications

Table 17 provides the baud rate generator timings as shown in Figure 50.

Table 17. Baud Rate Generator Timing

| Num | Characteristic          | All Frequencies |     | Unit |
|-----|-------------------------|-----------------|-----|------|
|     |                         | Min             | Max |      |
| 50  | BRGO rise and fall time | —               | 10  | ns   |
| 51  | BRGO duty cycle         | 40              | 60  | %    |
| 52  | BRGO cycle              | 40              | —   | ns   |




Figure 50. Baud Rate Generator Timing Diagram

## 11.5 Timer AC Electrical Specifications

Table 18 provides the general-purpose timer timings as shown in Figure 51.

Table 18. Timer Timing

| Num | Characteristic                               | All Frequencies |     | Unit |
|-----|--|-----------------|-----|------|
|     |  | Min             | Max |      |
| 61  | $T_{IN/\overline{T}GATE}$ rise and fall time | 10              | —   | ns   |
| 62  | $T_{IN/\overline{T}GATE}$ low time           | 1               | —   | clk  |
| 63  | $T_{IN/\overline{T}GATE}$ high time          | 2               | —   | clk  |
| 64  | $T_{IN/\overline{T}GATE}$ cycle time         | 3               | —   | clk  |
| 65  | CLKO low to $\overline{T}OUT$ valid          | 3               | 25  | ns   |




Figure 56. IDL Timing

Figure 57 through Figure 59 show the NMSI timings.




Figure 57. SCC NMSI Receive Timing Diagram




Figure 58. SCC NMSI Transmit Timing Diagram




Figure 67. SPI Master (CP = 1) Timing Diagram

## 11.11 SPI Slave AC Electrical Specifications

Table 25 provides the SPI slave timings as shown in Figure 68 though Figure 69.

Table 25. SPI Slave Timing

| Num | Characteristic  | All Frequencies |     | Unit      |
|-----|---|-----------------|-----|-----------|
|     |   | Min             | Max |           |
| 170 | Slave cycle time  | 2               | —   | $t_{cyc}$ |
| 171 | Slave enable lead time                                      | 15              | —   | ns        |
| 172 | Slave enable lag time                                       | 15              | —   | ns        |
| 173 | Slave clock (SPICLK) high or low time                       | 1               | —   | $t_{cyc}$ |
| 174 | Slave sequential transfer delay (does not require deselect) | 1               | —   | $t_{cyc}$ |
| 175 | Slave data setup time (inputs)                              | 20              | —   | ns        |
| 176 | Slave data hold time (inputs)                               | 20              | —   | ns        |
| 177 | Slave access time   | —               | 50  | ns        |

Figure 71 shows signal timings during UTOPIA receive operations.




Figure 71. UTOPIA Receive Timing

Figure 72 shows signal timings during UTOPIA transmit operations.




Figure 72. UTOPIA Transmit Timing

## 13 FEC Electrical Characteristics

This section provides the AC electrical specifications for the Fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Furthermore, MII signals use TTL signal levels compatible with devices operating at either 5.0 or 3.3 V.

Table 35. Pin Assignments (continued)

| Name   | Pin Number             | Type                            |
|--|------------------------|---------------------------------|
| $\overline{BR}$  | G4                     | Bidirectional                   |
| $\overline{BG}$  | E2                     | Bidirectional                   |
| $\overline{BB}$  | E1                     | Bidirectional<br>Active Pull-up |
| $\overline{FRZ}$<br>$\overline{IRQ6}$  | G3                     | Bidirectional                   |
| $\overline{IRQ0}$  | V14                    | Input                           |
| $\overline{IRQ1}$  | U14                    | Input                           |
| M_TX_CLK<br>$\overline{IRQ7}$  | W15                    | Input                           |
| $\overline{CS}[0:5]$   | C3, A2, D4, E4, A4, B4 | Output                          |
| $\overline{CS6}$<br>$\overline{CE1\_B}$                                      | D5                     | Output                          |
| $\overline{CS7}$<br>$\overline{CE2\_B}$                                      | C4                     | Output                          |
| $\overline{WE0}$<br>$\overline{BS\_B0}$<br>IORD                              | C7                     | Output                          |
| $\overline{WE1}$<br>$\overline{BS\_B1}$<br>IOWR                              | A6                     | Output                          |
| $\overline{WE2}$<br>$\overline{BS\_B2}$<br>PCOE                              | B6                     | Output                          |
| $\overline{WE3}$<br>$\overline{BS\_B3}$<br>PCWE                              | A5                     | Output                          |
| $\overline{BS\_A}[0:3]$  | D8, C8, A7, B8         | Output                          |
| $\overline{GPL\_A0}$<br>$\overline{GPL\_B0}$                                 | D7                     | Output                          |
| $\overline{OE}$<br>$\overline{GPL\_A1}$<br>$\overline{GPL\_B1}$              | C6                     | Output                          |
| $\overline{GPL\_A}[2:3]$<br>$\overline{GPL\_B}[2:3]$<br>$\overline{CS}[2-3]$ | B5, C5                 | Output                          |
| UPWAITA<br>$\overline{GPL\_A4}$  | C1                     | Bidirectional                   |
| UPWAITB<br>$\overline{GPL\_B4}$  | B1                     | Bidirectional                   |

Table 35. Pin Assignments (continued)

| Name   | Pin Number | Type                         |
|--|------------|------------------------------|
| IP_A6<br>UTPB_Split6 <sup>2</sup><br>MII-TXERR | T6         | Input                        |
| IP_A7<br>UTPB_Split7 <sup>2</sup><br>MII-RXDV  | T3         | Input                        |
| ALE_B<br>DSCK/AT1                              | J1         | Bidirectional<br>Three-state |
| IP_B[0:1]<br>IWP[0:1]<br>VFLS[0:1]             | H2, J3     | Bidirectional                |
| IP_B2<br>$\overline{\text{IOIS16\_B}}$<br>AT2  | J2         | Bidirectional<br>Three-state |
| IP_B3<br>IWP2<br>VF2                           | G1         | Bidirectional                |
| IP_B4<br>LWP0<br>VF0                           | G2         | Bidirectional                |
| IP_B5<br>LWP1<br>VF1                           | J4         | Bidirectional                |
| IP_B6<br>DSDI<br>AT0                           | K3         | Bidirectional<br>Three-state |
| IP_B7<br>$\overline{\text{PTR}}$<br>AT3        | H1         | Bidirectional<br>Three-state |
| OP0<br>MII-TXD0<br>UtpClk_Split <sup>2</sup>   | L4         | Bidirectional                |
| OP1  | L2         | Output                       |
| OP2<br>MODCK1<br>$\overline{\text{STS}}$       | L1         | Bidirectional                |
| OP3<br>MODCK2<br>DSDO                          | M4         | Bidirectional                |
| BADDR30<br>$\overline{\text{REG}}$             | K4         | Output                       |
| BADDR[28:29]                                   | M3, M2     | Output                       |
| $\overline{\text{AS}}$                         | L3         | Input                        |

**Table 35. Pin Assignments (continued)**

| Name        | Pin Number  | Type          |
|-------------|---|---------------|
| TRST        | G19   | Input         |
| TDO<br>DSDO | G17   | Output        |
| M_CRS       | B7  | Input         |
| M_MDIO      | H18   | Bidirectional |
| M_TXEN      | V15   | Output        |
| M_COL       | H4  | Input         |
| KAPWR       | R1  | Power         |
| GND         | F6, F7, F8, F9, F10, F11, F12, F13, F14, G6, G7, G8, G9, G10, G11, G12, G13, G14, H6, H7, H8, H9, H10, H11, H12, H13, H14, J6, J7, J8, J9, J10, J11, J12, J13, J14, K6, K7, K8, K9, K10, K11, K12, K13, K14, L6, L7, L8, L9, L10, L11, L12, L13, L14, M6, M7, M8, M9, M10, M11, M12, M13, M14, N6, N7, N8, N9, N10, N11, N12, N13, N14, P6, P7, P8, P9, P10, P11, P12, P13, P14 | Power         |
| VDDL        | A8, M1, W8, H19, F4, F16, P4, P16   | Power         |
| VDDH        | E5, E6, E7, E8, E9, E10, E11, E12, E13, E14, E15, F5, F15, G5, G15, H5, H15, J5, J15, K5, K15, L5, L15, M5, M15, N5, N15, P5, P15, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, T14  | Power         |
| N/C         | D6, D13, D14, U2, V2  | No-connect    |

<sup>1</sup> Classic SAR mode only

<sup>2</sup> ESAR mode only

## 14.2 Mechanical Dimensions of the PBGA Package

For more information on the printed circuit board layout of the PBGA package, including thermal via design and suggested pad layout, please refer to *Plastic Ball Grid Array Application Note* (order number: AN1231/D) available from your local Freescale sales office. [Figure 78](#) shows the mechanical dimensions of the PBGA package.