





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	56800
Core Size	16-Bit
Speed	80MHz
Connectivity	EBI/EMI, SCI, SPI, SSI
Peripherals	POR, WDT
Number of I/O	46
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	2.25V ~ 2.75V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/dsp56f826bu80






## 56F826 General Description

- Up to 40 MIPS at 80MHz core frequency
- DSP and MCU functionality in a unified, C-efficient architecture
- Hardware DO and REP loops
- MCU-friendly instruction set supports both DSP and controller functions: MAC, bit manipulation unit, 14 addressing modes
- 31.5K × 16-bit words (64KB) Program Flash
- 512 × 16-bit words (1KB) Program RAM
- 2K × 16-bit words (4KB) Data Flash
- $4K \times 16$ -bit words (8KB) Data RAM
- 2K × 16-bit words (4KB) BootFLASH
- Up to 64K × 16-bit words each of external memory expansion for Program and Data memory

- One Serial Port Interface (SPI)
- One additional SPI or two optional Serial Communication Interfaces (SCI)
- One Synchronous Serial Interface (SSI)
- One General Purpose Quad Timer
- JTAG/OnCE<sup>TM</sup> for debugging
- 100-pin LQFP Package
- 16 dedicated and 30 shared GPIO
- Time-of-Day (TOD) Timer



56F826 Block Diagram



## Part 1 Overview

### 1.1 56F826 Features

## 1.1.1 Processing Core

- Efficient 16-bit 56800 family controller engine with dual Harvard architecture
- As many as 40 Million Instructions Per Second (MIPS) at 80MHz core frequency
- Single-cycle 16 × 16-bit parallel Multiplier-Accumulator (MAC)
- Two 36-bit accumulators, including extension bits
- 16-bit bidirectional barrel shifter
- Parallel instruction set with unique processor addressing modes
- Hardware DO and REP loops
- Three internal address buses and one external address bus
- Four internal data buses and one external data bus
- Instruction set supports both DSP and controller functions
- Controller-style addressing modes and instructions for compact code
- Efficient C Compiler and local variable support
- Software subroutine and interrupt stack with depth limited only by memory
- JTAG/OnCE Debug Programming Interface

### 1.1.2 Memory

- Harvard architecture permits as many as three simultaneous accesses to Program and Data memory
- On-chip memory including a low-cost, high-volume Flash solution
  - 31.5K  $\times$  16-bit words of Program Flash
  - 512 × 16-bit words of Program RAM
  - $2K \times 16$ -bit words of Data Flash
  - $4K \times 16$ -bit words of Data RAM
  - 2K × 16-bit words of BootFLASH
- Off-chip memory expansion capabilities programmable for 0, 4, 8, or 12 wait states
  - As much as 64K × 16-bit Data memory
  - As much as 64K × 16-bit Program memory

## 1.1.3 Peripheral Circuits for 56F826

- One General Purpose Quad Timer totalling 7 pins
- One Serial Peripheral Interface with 4 pins (or four additional GPIO lines)
- One Serial Peripheral Interface, or multiplexed with two Serial Communications Interfaces totalling 4 pins
- Synchronous Serial Interface (SSI) with configurable six-pin port (or six additional GPIO lines)



This controller also provides a full set of standard programmable peripherals including one Synchronous Serial Interface (SSI), one Serial Peripheral Interface (SPI), the option to select a second SPI or two Serial Communications Interfaces (SCIs), and one Quad Timer. The SSI, SPI, and Quad Timer can be used as General Purpose Input/Outputs (GPIOs) if a timer function is not required.

## 1.3 Award-Winning Development Environment

- Processor Expert<sup>TM</sup> (PE) provides a Rapid Application Design (RAD) tool that combines easy-to-use component-based software application creation with an expert knowledge system.
- The Code Warrior Integrated Development Environment is a sophisticated tool for code navigation, compiling, and debugging. A complete set of evaluation modules (EVMs) and development system cards will support concurrent engineering. Together, PE, Code Warrior and EVMs create a complete, scalable tools solution for easy, fast, and efficient development.

### 1.4 Product Documentation

The four documents listed in **Table 1-1** are required for a complete description and proper design with the 56F826. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, Freescale Literature Distribution Centers, or online at **www.freescale.com**.

**Table 1-1 56F826 Chip Documentation** 

Topic	Description	Order Number
56800E Family Manual	Detailed description of the 56800 family architecture, and 16-bit core processor and the instruction set	56800EFM
DSP56F826/F827 User's Manual	Detailed description of memory, peripherals, and interfaces of the 56F826 and 56F827	DSP56F826-827UM
56F826 Technical Data Sheet	Electrical and timing specifications, pin descriptions, and package descriptions (this document)	DSP56F826
56F826 Product Brief	Summary description and block diagram of the 56F826 core, memory, peripherals and interfaces	DSP56F826PB
56F826 Errata	Details any chip issues that might be present	DSP56F826E



# Part 2 Signal/Connection Descriptions

## 2.1 Introduction


The input and output signals of the 56F826 are organized into functional groups, as shown in **Table 2-1** and as illustrated in **Figure 2-1**. **Table 2-1** describes the signal or signals present on a pin.

**Table 2-1 Functional Group Pin Allocations** 

Functional Group	Number of Pins
Power (V <sub>DD</sub> , V <sub>DDIO or</sub> V <sub>DDA</sub> )	(3,4,1)
Ground (V <sub>SS</sub> , V <sub>SSIO or</sub> V <sub>SSA</sub> )	(3,4,1)
PLL and Clock	3
Address Bus <sup>1</sup>	16
Data Bus <sup>1</sup>	16
Bus Control	4
Quad Timer Module Ports <sup>1</sup>	4
JTAG/On-Chip Emulation (OnCE)	6
Dedicated General Purpose Input/Output	16
Synchronous Serial Interface (SSI) Port <sup>1</sup>	6
Serial Peripheral Interface (SPI) Port <sup>1</sup>	4
Serial Communications Interface (SCI) Ports	4
Interrupt and Program Control	5

<sup>1.</sup> Alternately, GPIO pins





<sup>\*</sup>Includes TCS pin, which is reserved for factory use and is tied to VSS

Figure 2-1 56F826 Signals Identified by Functional Group<sup>1</sup>

<sup>1.</sup> Alternate pin functionality is shown in parentheses.



## 2.2 Signals and Package Information

All inputs have a weak internal pull-up circuit associated with them. These pull-up circuits are always enabled. Exceptions:

- 1. When a pin is owned by GPIO, then the pull-up may be disabled under software control.
- 2. TCK has a weak pull-down circuit always active.

Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP

Signal Name	Pin No.	Туре	Description
V <sub>DD</sub>	20	$V_{DD}$	<b>Power</b> —These pins provide power to the internal structures of the chip, and are
V <sub>DD</sub>	64	$V_{DD}$	generally connected to a 2.5V supply.
V <sub>DD</sub>	94	$V_{DD}$	
V <sub>DDA</sub>	59	$V_{DDA}$	Analog Power—This pin is a dedicated power pin for the analog portion of the chip and should be connected to a low-noise 3.3V supply.
V <sub>DDIO</sub>	5	V <sub>DDIO</sub>	Power In/Out—These pins provide power to the I/O structures of the chip, and
V <sub>DDIO</sub>	30	V <sub>DDIO</sub>	are generally connected to a 3.3V supply.
V <sub>DDIO</sub>	V <sub>DDIO</sub> 57		
V <sub>DDIO</sub>	80	V <sub>DDIO</sub>	
V <sub>SS</sub>	19	V <sub>SS</sub>	GND—These pins provide grounding for the internal structures of the chip. All
V <sub>SS</sub>	63	V <sub>SS</sub>	should be attached to V <sub>SS</sub> .
V <sub>SS</sub>	95	V <sub>SS</sub>	
V <sub>SSA</sub>	60	V <sub>SSA</sub>	Analog Ground—This pin supplies an analog ground.
V <sub>SSIO</sub>	6	V <sub>SSIO</sub>	GND In/Out—These pins provide grounding for the I/O ring on the chip. All
V <sub>SSIO</sub>	31	V <sub>SSIO</sub>	should be attached to V <sub>SS</sub> .
V <sub>SSIO</sub>	58	V <sub>SSIO</sub>	
V <sub>SSIO</sub>	81	V <sub>SSIO</sub>	
TCS	99	Input/Output (Schmitt)	$ \begin{tabular}{ll} \textbf{TCS} This pin is reserved for factory use. It must be tied to $V_{SS}$ for normal use. \\ In block diagrams, this pin is considered an additional $V_{SS}$. \\ \end{tabular} $
EXTAL	61	Input	<b>External Crystal Oscillator Input</b> —This input should be connected to a 4MHz external crystal or ceramic resonator. For more information, please refer to <b>Section 3.6</b> .

56F826 Technical Data, Rev. 14



Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)

Signal Name	Pin No.	Туре	Description
XTAL	62	Output	Crystal Oscillator Output—This output connects the internal crystal oscillator output to an external crystal or ceramic resonator. If an external clock source over 4MHz is used, XTAL must be used as the input and EXTAL connected to VSS. For more information, please refer to Section 3.6.3.
(CLOCKIN)		Input	<b>External Clock Input</b> —This input should be asserted when using an external clock or ceramic resonator.
CLKO	65	Output	Clock Output—This pin outputs a buffered clock signal. By programming the CLKO Select Register (CLKOSR), the user can select between outputting a version of the signal applied to XTAL and a version of the device master clock at the output of the PLL. The clock frequency on this pin can be disabled by programming the CLKO Select Register (CLKOSR).
A0 (GPIOE0)	24	Output	Address Bus—A0–A7 specify the address for external program or data memory accesses.
A1 (GPIOE1)	23	Input/Output	<b>Port E GPIO</b> —These eight General Purpose I/O (GPIO) pins can be individually programmed as input or output pins.
A2 (GPIOE2)	22		After reset, the default state is Address Bus.
A3 (GPIOE3)	21		
A4 (GPIOE4)	18		
A5 (GPIOE5)	17		
A6 (GPIOE6)	16		
A7	15		
(GPIOE7)			



**Table 3-1 Absolute Maximum Ratings** 

Characteristic	Symbol	Min	Max	Unit
Supply voltage, core	V <sub>DD</sub> <sup>1</sup>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 3.0	V
Supply voltage, IO Supply voltage, Analog	V <sub>DDIO</sub> <sup>2</sup> V <sub>DDA</sub> <sup>2</sup>	V <sub>SSIO</sub> – 0.3 V <sub>SSA</sub> – 0.3	V <sub>SSIO</sub> + 4.0 V <sub>SSA</sub> + 4.0	V
Digital input voltages Analog input voltages - XTAL, EXTAL	V <sub>IN</sub> V <sub>INA</sub>	$V_{SSIO} - 0.3$ $V_{SSA} - 0.3$	$V_{\rm SSIO} + 5.5$ $V_{\rm DDA} + 0.3$	V
Voltage difference $V_{DD}$ to $V_{DD\_IO}$ , $V_{DDA}$	$\Delta V_{DD}$	- 0.3	0.3	V
Voltage difference V <sub>SS</sub> to V <sub>SS _IO</sub> , V <sub>SSA</sub>	$\Delta V_{SS}$	- 0.3	0.3	V
Current drain per pin excluding $V_{DD}$ , $V_{SS}$ , $V_{DDA}$ , $V_{SSA}$ , $V_{DDIO}$ , $V_{SSIO}$	I	_	10	mA
Junction temperature	T <sub>J</sub>	_	150	°C
Storage temperature range	T <sub>STG</sub>	<b>-</b> 55	150	°C

<sup>1.</sup> V<sub>DD</sub> must not exceed V<sub>DDIO</sub>

**Table 3-2 Recommended Operating Conditions** 

Characteristic	Symbol	Min	Тур	Max	Unit
Supply voltage, core	$V_{DD}$	2.25	2.5	2.75	V
Supply Voltage, IO and analog	$V_{DDIO,}V_{DDA}$	3.0	3.3	3.6	V
Voltage difference V <sub>DD</sub> to V <sub>DD_IO</sub> , V <sub>DDA</sub>	$\Delta V_{DD}$	-0.1	-	0.1	V
Voltage difference V <sub>SS</sub> to V <sub>SS _IO</sub> , V <sub>SSA</sub>	ΔV <sub>SS</sub>	-0.1	-	0.1	V
Ambient operating temperature	T <sub>A</sub>	-40	-	85	°C

<sup>2.</sup>  $\mbox{ V}_{\mbox{\scriptsize DDIO}}$  and  $\mbox{\scriptsize V}_{\mbox{\scriptsize DDA}}$  must not differ by more that 0.5V



## Table 3-3 Thermal Characteristics<sup>6</sup>

Characteristic	Comments	Symbol	Value	Unit	Notes	
Onaracteristic	Somments Symb		100-pin LQFP	Onit	110.63	
Junction to ambient Natural convection		$R_{ hetaJA}$	48.3	°C/W	2	
Junction to ambient (@1m/sec)		$R_{ heta JMA}$	43.9	°C/W	2	
Junction to ambient Natural convection	Four layer board (2s2p)	R <sub>θJMA</sub> 40.7 (2s2p)		°C/W	1.2	
Junction to ambient (@1m/sec)	Four layer board (2s2p)	$R_{ heta JMA}$	38.6	°C/W	1,2	
Junction to case		$R_{ heta JC}$	13.5	°C/W	3	
Junction to center of case		$\Psi_{JT}$	1.0	°C/W	4, 5	
I/O pin power dissipation		P <sub>I/O</sub>	User Determined	W		
Power dissipation		P <sub>D</sub>	$P_D = (I_{DD} \times V_{DD} + P_{I/O})$	W		
Junction to center of case		P <sub>DMAX</sub>	(TJ - TA) /RθJA	W	7	

### **Notes:**

- 1. Theta-JA determined on 2s2p test boards is frequently lower than would be observed in an application. Determined on 2s2p thermal test board.
- 2. Junction to ambient thermal resistance, Theta-JA ( $R_{\theta JA}$ ) was simulated to be equivalent to the JEDEC specification JESD51-2 in a horizontal configuration in natural convection. Theta-JA was also simulated on a thermal test board with two internal planes (2s2p, where "s" is the number of signal layers and "p" is the number of planes) per JESD51-6 and JESD51-7. The correct name for Theta-JA for forced convection or with the non-single layer boards is Theta-JMA.
- 3. Junction to case thermal resistance, Theta-JC ( $R_{\theta JC}$ ), was simulated to be equivalent to the measured values using the cold plate technique with the cold plate temperature used as the "case" temperature. The basic cold plate measurement technique is described by MIL-STD 883D, Method 1012.1. This is the correct thermal metric to use to calculate thermal performance when the package is being used with a heat sink.
- 4. Thermal Characterization Parameter, Psi-JT ( $\Psi_{JT}$ ), is the "resistance" from junction to reference point thermocouple on top center of case as defined in JESD51-2.  $\Psi_{JT}$  is a useful value to use to estimate junction temperature in steady state customer environments.
- 5. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 6. See Section 5.1 for more details on thermal design considerations.
- 7. TJ = Junction Temperature TA = Ambient Temperature



 $V_{DD}$  should not be allowed to rise early (1). This is usually avoided by running the regulator for the  $V_{DD}$  supply (2.5V) from the voltage generated by the 3.3V  $V_{DDIO}$  supply, see **Figure 3-3**. This keeps  $V_{DD}$  from rising faster than  $V_{DDIO}$ .

 $V_{DD}$  should not rise so late that a large voltage difference is allowed between the two supplies (2). Typically this situation is avoided by using external discrete diodes in series between supplies, as shown in **Figure 3-3**. The series diodes forward bias when the difference between  $V_{DDIO}$  and  $V_{DD}$  reaches approximately 1.4, causing  $V_{DD}$  to rise as  $V_{DDIO}$  ramps up. When the  $V_{DD}$  regulator begins proper operation, the difference between supplies will typically be 0.8V and conduction through the diode chain reduces to essentially leakage current. During supply sequencing, the following general relationship should be adhered to:

 $V_{DDIO} \ge V_{DD} \ge (V_{DDIO} - 1.4V)$ 

In practice, V<sub>DDA</sub> is typically connected directly to V<sub>DDIO</sub> with some filtering.




Figure 3-3 Example Circuit to Control Supply Sequencing

### 3.4 AC Electrical Characteristics

Timing waveforms in Section 3.4 are tested using the  $V_{IL}$  and  $V_{IH}$  levels specified in the DC Characteristics table. The levels of  $V_{IH}$  and  $V_{IL}$  for an input signal are shown in Figure 3-4.




Figure 3-4 Input Signal Measurement References

Figure 3-5 shows the definitions of the following signal states:

- Active state, when a bus or signal is driven, and enters a low impedance state
- Tri-stated, when a bus or signal is placed in a high impedance state
- Data Valid state, when a signal level has reached  $V_{OL}$  or  $V_{OH}$
- Data Invalid state, when a signal level is in transition between V<sub>OL</sub> and V<sub>OH</sub>



### 3.6.3 External Clock Source

The recommended method of connecting an external clock is given in Figure 3-11. The external clock source is connected to XTAL and the EXTAL pin is held  $V_{DDA}/2$ .




Figure 3-11 Connecting an External Clock Signal

### **Table 3-8 External Clock Operation Timing Requirements**

Operating Conditions:  $V_{SSIO} = V_{SS} = V_{SSA} = 0V$ ,  $V_{DDA} = V_{DDIO} = 3.0 - 3.6V$ ,  $V_{DD} = 2.25 - 2.75V$ ,  $V_{DDA} = -40^{\circ}$  to  $+85^{\circ}$ C,  $V_{CL} \le 50$ pF,  $V_{C$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Frequency of operation (external clock driver) <sup>1</sup>	f <sub>osc</sub>	0	4	80 <sup>2</sup>	MHz
Clock Pulse Width <sup>3, 4</sup>	t <sub>PW</sub>	6.25	_	_	ns

- 1. See Figure 3-11 for details on using the recommended connection of an external clock driver.
- 2. When using Time of Day (TOD), maximum external frequency is 6MHz.
- 3. The high or low pulse width must be no smaller than 6.25ns or the chip will not function.
- 4. Parameters listed are guaranteed by design.





Figure 3-12 External Clock Timing





**Figure 3-14 Asynchronous Reset Timing** 




Figure 3-15 External Interrupt Timing (Negative-Edge-Sensitive)




Figure 3-16 External Level-Sensitive Interrupt Timing

Freescale Semiconductor 35

56F826 Technical Data, Rev. 14



## 3.9 Serial Peripheral Interface (SPI) Timing

Characteristic	Symbol	Min	Max	Unit	See Figure
Cycle time Master Slave	t <sub>C</sub>	50 25		ns ns	Figures 3-20, 3-21, 3-22, 3-23
Enable lead time Master Slave	t <sub>ELD</sub>	 25	_	ns ns	Figure 3-23
Enable lag time Master Slave	t <sub>ELG</sub>	 100	_	ns ns	Figure 3-23
Clock (SCLK) high time Master Slave	t <sub>CH</sub>	24 12		ns ns	Figures 3-20, 3-21, 3-22, 3-23
Clock (SCLK) low time Master Slave	t <sub>CL</sub>	24.1 12	_	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Data set-up time required for inputs  Master  Slave	t <sub>DS</sub>	20 0	_	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Data hold time required for inputs  Master  Slave	t <sub>DH</sub>	0 2		ns ns	Figures 3-20, 3-21, 3-22, 3-23
Access time (time to data active from high-impedance state) Slave	t <sub>A</sub>	4.8	15	ns	Figure 3-23
Disable time (hold time to high-impedance state) Slave	t <sub>D</sub>	3.7	15.2	ns	Figure 3-23
Data Valid for outputs Master Slave (after enable edge)	t <sub>DV</sub>	_	4.5 20.4	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Data invalid Master Slave	t <sub>DI</sub>	0	_	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Rise time Master Slave	t <sub>R</sub>	_	11.5 10.0	ns ns	Figures 3-20, 3-21, 3-22, 3-23
Fall time Master Slave	t <sub>F</sub>		9.7 9.0	ns ns	Figures 3-20, 3-21, 3-22, 3-23

<sup>1.</sup> Parameters are guaranteed by design.



## Table 3-14 SSI Slave Mode<sup>1</sup> Switching Characteristics

Operating Conditions:  $V_{SSIO} = V_{SS} = V_{SSA} = 0V$ ,  $V_{DDA} = V_{DDIO} = 3.0-3.6V$ ,  $V_{DD} = 2.25-2.75V$ ,  $T_{A} = -40^{\circ}$  to  $+85^{\circ}$ C,  $C_{L} \le 50$ pF,  $f_{op} = 80$ MHz

Parameter	Symbol	Min	Тур	Max	Units
Synchronous Operation (in addition to standard external clock parameters)					
SRXD Setup time before STCK low - Slave	t <sub>TSS</sub>	4	_		
SRXD Hold time after STCK low - Slave	t <sub>THS</sub>	4	_	_	

- 1. Slave mode is externally generated clocks and frame syncs
- 2. Max clock frequency is IP\_clk/4 = 40MHz / 4 = 10MHz for an 80MHz part.
- 3. All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP=0 in SCR2 and RSCKP=0 in SCSR) and a non-inverted frame sync (TFSI=0 in SCR2 and RFSI=0 in SCSR). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS in the tables and in the figures.
- 4. 50% duty cycle
- 5. bl = bit length; wl = word length






Figure 3-25 Slave Mode Clock Timing

## 3.11 Quad Timer Timing


Table 3-15 Timer Timing<sup>1, 2</sup>

Operating Conditions:  $V_{SSIO} = V_{SS} = V_{SSA} = 0V$ ,  $V_{DDA} = V_{DDIO} = 3.0 - 3.6V$ ,  $V_{DD} = 2.25 - 2.75V$ ,  $V_{DDA} = -40^{\circ}$  to  $+85^{\circ}$ C,  $V_{CL} \le 50$ pF,  $v_{C$ 

Characteristic	Symbol	Min	Max	Unit
Timer input period	P <sub>IN</sub>	4T+6	_	ns
Timer input high/low period	P <sub>INHL</sub>	2T+3	_	ns
Timer output period	P <sub>OUT</sub>	2T	_	ns
Timer output high/low period	P <sub>OUTHL</sub>	1T	_	ns

- 1. In the formulas listed, T = clock cycle. For 80MHz operation, T = 12.5ns.
- 2. Parameters listed are guaranteed by design.





**Figure 3-26 Quad Timer Timing** 

## 3.12 Serial Communication Interface (SCI) Timing

## Table 3-16 SCI Timing<sup>4</sup>

Operating Conditions:  $V_{SSIO} = V_{SS} = V_{SSA} = 0V$ ,  $V_{DDA} = V_{DDIO} = 3.0 - 3.6V$ ,  $V_{DD} = 2.25 - 2.75V$ , V

Characteristic	Symbol	Min	Мах	Unit
Baud Rate <sup>1</sup>	BR	_	(f <sub>MAX</sub> *2.5)/(80)	Mbps
RXD <sup>2</sup> Pulse Width	RXD <sub>PW</sub>	0.965/BR	1.04/BR	ns
TXD <sup>3</sup> Pulse Width	TXD <sub>PW</sub>	0.965/BR	1.04/BR	ns

- 1. f<sub>MAX</sub> is the frequency of operation of the system clock in MHz.
- 2. The RXD pin in SCI0 is named RXD0 and the RXD pin in SCI1 is named RXD1.
- 3. The TXD pin in SCI0 is named TXD0 and the TXD pin in SCI1 is named TXD1.
- 4. Parameters listed are guaranteed by design.




Figure 3-27 RXD Pulse Width



Table 4-1 56F826 Pin Identification by Pin Number

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	TMS	26	RD	51	SRD	76	GPIOD2
2	TDI	27	WR	52	SRFS	77	GPIOD3
3	TDO	28	DS	53	SRCK	78	GPIOD4
4	TRST	29	PS	54	STD	79	GPIOD5
5	V <sub>DDIO</sub>	30	$V_{DDIO}$	55	STFS	80	$V_{\rm DDIO}$
6	V <sub>SSIO</sub>	31	V <sub>SSIO</sub>	56	STCK	81	V <sub>SSIO</sub>
7	A15	32	ĪRQĀ	57	$V_{\rm DDIO}$	82	GPIOD6
8	A14	33	ĪRQB	58	V <sub>SSIO</sub>	83	GPIOD7
9	A13	34	D0	59	$V_{DDA}$	84	SCLK
10	A12	35	D1	60	V <sub>SSA</sub>	85	MOSI
11	A11	36	D2	61	EXTAL	86	MISO
12	A10	37	D3	62	XTAL	87	SS
13	A9	38	D4	63	$V_{SS}$	88	TA3
14	A8	39	D5	64	V <sub>DD</sub>	89	TA2
15	A7	40	D6	65	CLKO	90	TA1
16	A6	41	D7	66	GPIOB0	91	TA0
17	A5	42	D8	67	GPIOB1	92	RXD1
18	A4	43	D9	68	GPIOB2	93	TXD1
19	$V_{SS}$	44	D10	69	GPIOB3	94	$V_{DD}$
20	$V_{DD}$	45	RESET	70	GPIOB4	95	V <sub>SS</sub>
21	A3	46	D11	71	GPIOB5	96	RXD0
22	A2	47	D12	72	GPIOB6	97	TXD0
23	A1	48	D13	73	GPIOB7	98	DE
24	A0	49	D14	74	GPIOD0	99	TCS
25	EXTBOOT	50	D15	75	GPIOD1	100	TCK





#### How to Reach Us:

#### Home Page:

www.freescale.com

#### E-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <a href="http://www.freescale.com">http://www.freescale.com</a> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <a href="http://www.freescale.com/epp">http://www.freescale.com/epp</a>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty. representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash® technology licensed from SST.

© Freescale Semiconductor, Inc. 2005. All rights reserved.

DSP56F826 Rev. 14 01/2007