



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	70
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51qe128clk">https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51qe128clk</a>

# Table of Contents

1	MCF51QE128 Series Comparison	4	3.10	AC Characteristics	21
2	Pin Assignments	5	3.10.1	Control Timing	21
3	Electrical Characteristics	9	3.10.2	TPM Module Timing	23
3.1	Introduction	9	3.10.3	SPI Timing	24
3.2	Parameter Classification	9	3.11	Analog Comparator (ACMP) Electricals	27
3.3	Absolute Maximum Ratings	9	3.12	ADC Characteristics	27
3.4	Thermal Characteristics	10	3.13	Flash Specifications	30
3.5	ESD Protection and Latch-Up Immunity	11	4	Ordering Information	31
3.6	DC Characteristics	12	5	Package Information	31
3.7	Supply Current Characteristics	15	5.1	Mechanical Drawings	31
3.8	External Oscillator (XOSC) Characteristics	18	6	Product Documentation	36
3.9	Internal Clock Source (ICS) Characteristics	19	7	Revision History	36

# 1 MCF51QE128 Series Comparison

The following table compares the various device derivatives available within the MCF51QE128 series.

**Table 1. MCF51QE128 Series Features by MCU and Package**


Feature	MCF51QE128		MCF51QE96		MCF51QE64	MCF51QE32
Flash size (bytes)	131072		98304		65536	32768
RAM size (bytes)	8192		8192		8192	8192
Pin quantity	80	64	80	64	64	64
Version 1 ColdFire core	yes					
ACMP1	yes					
ACMP2	yes					
ADC channels	24	20	24	20	20	20
DBG	yes					
ICS	yes					
IIC1	yes					
IIC2	yes					
KBI	16					
Port I/O <sup>1, 2</sup>	70	54	70	54	54	54
Rapid GPIO	yes					
RTC	yes					
SCI1	yes					
SCI2	yes					
SPI1	yes					
SPI2	yes					
External IRQ	yes					
TPM1 channels	3					
TPM2 channels	3					
TPM3 channels	6					
XOSC	yes					

<sup>1</sup> Port I/O count does not include the input-only PTA5/IRQ/TPM1CLK/RESET or the output-only PTA4/ACMP1O/BKGD/MS.

<sup>2</sup> 16 bits associated with Ports C and E are shadowed with ColdFire Rapid GPIO module.

## 2 Pin Assignments

This section describes the pin assignments for the available packages. See [Table 1](#) for pin availability by package pin-count.



Pins in **bold** are added from the next smaller package.

**Figure 2. Pin Assignments in 80-Pin LQFP**




Figure 3. Pin Assignments in 64-Pin LQFP Package

**Table 2. MCF51QE128 Series Pin Assignment by Package and Pin Sharing Priority**

Pin Number		Lowest	←	Priority	→	Highest
80	64	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	PTD1	KBI2P1	MOSI2		
2	2	PTD0	KBI2P0	SPSCK2		
3	3	PTH7	SDA2			
4	4	PTH6	SCL2			
5	—	PTH5				
6	—	PTH4				
7	5	PTE7	RGPIO7	TPM3CLK		
8	6					V <sub>DD</sub>
9	7					V <sub>DDAD</sub>
10	8					V <sub>REFH</sub>
11	9					V <sub>REFL</sub>
12	10					V <sub>SSAD</sub>
13	11					V <sub>SS</sub>
14	12	PTB7	SCL1			EXTAL
15	13	PTB6	SDA1			XTAL
16	—	PTH3				
17	—	PTH2				
18	14	PTH1				
19	15	PTH0				
20	16	PTE6	RGPIO6			
21	17	PTE5	RGPIO5			
22	18	PTB5	TPM1CH1	SS1		
23	19	PTB4	TPM2CH1	MISO1		
24	20	PTC3	RGPIO11	TPM3CH3		
25	21	PTC2	RGPIO10	TPM3CH2		
26	22	PTD7	KBI2P7			
27	23	PTD6	KBI2P6			
28	24	PTD5	KBI2P5			
29	—	PTJ7				
30	—	PTJ6				
31	—	PTJ5				
32	—	PTJ4				
33	25	PTC1	RGPIO9	TPM3CH1		
34	26	PTC0	RGPIO8	TPM3CH0		
35	27	PTF7				ADP17
36	28	PTF6				ADP16
37	29	PTF5				ADP15
38	30	PTF4				ADP14
39	31	PTB3	KBI1P7	MOSI1 <sup>1</sup>		ADP7
40	32	PTB2	KBI1P6	SPSCK1		ADP6

**Table 7. ESD and Latch-Up Protection Characteristics**

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	$\pm 2000$	—	V
2	Machine model (MM)	$V_{MM}$	$\pm 200$	—	V
3	Charge device model (CDM)	$V_{CDM}$	$\pm 500$	—	V
4	Latch-up current at $T_A = 85^\circ\text{C}$	$I_{LAT}$	$\pm 100$	—	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 8. DC Characteristics**

Num	C	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
1		Operating Voltage			1.8 <sup>2</sup>		3.6	V
2	C	Output high voltage All I/O pins, low-drive strength	$V_{OH}$	1.8 V, $I_{Load} = -2$ mA	$V_{DD} - 0.5$	—	—	V
	P			All I/O pins, high-drive strength	2.7 V, $I_{Load} = -10$ mA	$V_{DD} - 0.5$	—	
	T	2.3 V, $I_{Load} = -6$ mA			$V_{DD} - 0.5$	—	—	
	C	1.8 V, $I_{Load} = -3$ mA		$V_{DD} - 0.5$	—	—		
3	D	Output high current Max total $I_{OH}$ for all ports	$I_{OHT}$		—	—	100	mA
4	C	Output low voltage All I/O pins, low-drive strength	$V_{OL}$	1.8 V, $I_{Load} = 2$ mA	—	—	0.5	V
	P			All I/O pins, high-drive strength	2.7 V, $I_{Load} = 10$ mA	—	—	
	T	2.3 V, $I_{Load} = 6$ mA			—	—	0.5	
	C	1.8 V, $I_{Load} = 3$ mA		—	—	0.5		
5	D	Output low current Max total $I_{OL}$ for all ports	$I_{OLT}$		—	—	100	mA
6	P	Input high voltage all digital inputs	$V_{IH}$	$V_{DD} > 2.7$ V	$0.70 \times V_{DD}$	—	—	V
	C			$V_{DD} > 1.8$ V	$0.85 \times V_{DD}$	—	—	
7	P	Input low voltage all digital inputs	$V_{IL}$	$V_{DD} > 2.7$ V	—	—	$0.35 \times V_{DD}$	V
	C			$V_{DD} > 1.8$ V	—	—	$0.30 \times V_{DD}$	
8	C	Input hysteresis all digital inputs	$V_{hys}$		$0.06 \times V_{DD}$	—	—	mV
9	P	Input leakage current all input only pins (Per pin)	$ I_{In} $	$V_{In} = V_{DD}$ or $V_{SS}$	—	—	1	$\mu\text{A}$
10	P	Hi-Z (off-state) leakage current all input/output (per pin)	$ I_{OZ} $	$V_{In} = V_{DD}$ or $V_{SS}$	—	—	1	$\mu\text{A}$
11	P	Pull-up resistors all digital inputs, when enabled	$R_{PU}$		17.5	—	52.5	$\text{k}\Omega$

Table 8. DC Characteristics (continued)

Num	C	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
12	D	DC injection current <sup>3, 4, 5</sup> <span style="float: right;">Single pin limit</span>	$I_{IC}$	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-0.2	—	0.2	mA
		<span style="float: right;">Total MCU limit, includes sum of all stressed pins</span>			-5	—	5	mA
13	C	Input Capacitance, all pins	$C_{In}$		—	—	8	pF
14	C	RAM retention voltage	$V_{RAM}$		—	0.6	1.0	V
15	C	POR re-arm voltage <sup>6</sup>	$V_{POR}$		0.9	1.4	1.79	V
16	D	POR re-arm time	$t_{POR}$		10	—	—	μs
17	P	Low-voltage detection threshold — high range <sup>7</sup>	$V_{LVDH}$ <sup>8</sup>	$V_{DD}$ falling $V_{DD}$ rising	2.11 2.16	2.16 2.21	2.22 2.27	V
18	P	Low-voltage detection threshold — low range <sup>7</sup>	$V_{LVDL}$	$V_{DD}$ falling $V_{DD}$ rising	1.80 1.86	1.82 1.90	1.91 1.99	V
19	P	Low-voltage warning threshold — high range <sup>7</sup>	$V_{LVWH}$	$V_{DD}$ falling $V_{DD}$ rising	2.36 2.36	2.46 2.46	2.56 2.56	V
20	P	Low-voltage warning threshold — low range <sup>7</sup>	$V_{LVWL}$	$V_{DD}$ falling $V_{DD}$ rising	2.11 2.16	2.16 2.21	2.22 2.27	V
21	C	Low-voltage inhibit reset/recover hysteresis <sup>7</sup>	$V_{hys}$		—	50	—	mV
22	P	Bandgap Voltage Reference <sup>9</sup>	$V_{BG}$		1.15	1.17	1.18	V

<sup>1</sup> Typical values are measured at 25°C. Characterized, not tested

<sup>2</sup> As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above  $V_{LVDL}$ .

<sup>3</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>5</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>6</sup> Maximum is highest voltage that POR is guaranteed.

<sup>7</sup> Low voltage detection and warning limits measured at 1 MHz bus frequency.

<sup>8</sup> Run at 1 MHz bus frequency

<sup>9</sup> Factory trimmed at  $V_{DD} = 3.0$  V, Temp = 25°C

Electrical Characteristics





Figure 4. Pull-up and Pull-down Typical Resistor Values





Figure 5. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)





Figure 6. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)




Figure 7. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 8. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

### 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 9. Supply Current Characteristics

Num	C	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)	
1	P	Run supply current FEI mode, all modules on	R <sub>I<sub>DD</sub></sub>	25.165 MHz	3	32	35	mA	-40 to 25	
	P					32	35			85
	T					20 MHz	28.0		—	-40 to 85
	T					8 MHz	13.2		—	
	T					1 MHz	2.4		—	
2	C	Run supply current FEI mode, all modules off	R <sub>I<sub>DD</sub></sub>	25.165 MHz	3	28.1	29.6	mA	-40 to 85	
	T					20 MHz	22.9			—
	T					8 MHz	11.3			—
	T					1 MHz	2.0			—

**Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)**


Num	C	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
8	C	Total deviation of trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco\_t}$	—	+ 0.5 -1.0	± 2	% $f_{dco}$
9	C	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	$\Delta f_{dco\_t}$	—	± 0.5	± 1	% $f_{dco}$
10	C	FLL acquisition time <sup>3</sup>	$t_{Acquire}$	—	—	1	ms
11	C	Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>4</sup>	$C_{Jitter}$	—	0.02	0.2	% $f_{dco}$

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.


<sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.



**Figure 12. Deviation of DCO Output Across Temperature at  $V_{DD} = 3.0$  V**


 Figure 13. Deviation of DCO Output Across V<sub>DD</sub> at 25°C

## 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 3.10.1 Control Timing

Table 13. Control Timing

Num	C	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	D	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ ) V <sub>DD</sub> ≥ 1.8V V <sub>DD</sub> > 2.1V V <sub>DD</sub> > 2.4V	f <sub>Bus</sub>	dc	—	10 20 25.165	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700	—	1300	μs
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	—	—	ns
4	D	Reset low drive	t <sub>rstdrv</sub>	34 × t <sub>cyc</sub>	—	—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	—	—	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	t <sub>MSH</sub>	100	—	—	μs

Table 13. Control Timing (continued)

Num	C	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	$t_{LILH}$ , $t_{IHIL}$	100 $2 \times t_{cyc}$	— —	— —	ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	$t_{LILH}$ , $t_{IHIL}$	100 $2 \times t_{cyc}$	— —	— —	ns
9	C	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	$t_{Rise}$ , $t_{Fall}$	— —	8 31	— —	ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	$t_{Rise}$ , $t_{Fall}$	— —	7 24	— —	ns
10		Voltage regulator recovery time	$t_{VRR}$	—	4	—	$\mu$ s

- <sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 3.0V$ ,  $25^{\circ}C$  unless otherwise stated.
- <sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset or interrupt pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.
- <sup>3</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .
- <sup>4</sup> This is the minimum assertion time in which the interrupt **may** be recognized. The correct protocol is to assert the interrupt request until it is explicitly negated by the interrupt service routine.
- <sup>5</sup> Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range  $-40^{\circ}C$  to  $85^{\circ}C$ .



Figure 14. Reset Timing





Figure 15.  $\overline{IRQ/KBIPx}$  Timing

### 3.10.2 TPM Module Timing


Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

**Table 14. TPM Input Timing**

No.	C	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	$f_{TCLK}$	0	$f_{Bus}/4$	Hz
2	D	External clock period	$t_{TCLK}$	4	—	$t_{cyc}$
3	D	External clock high time	$t_{clkh}$	1.5	—	$t_{cyc}$
4	D	External clock low time	$t_{clkl}$	1.5	—	$t_{cyc}$
5	D	Input capture pulse width	$t_{ICPW}$	1.5	—	$t_{cyc}$



**Figure 16. Timer External Clock**




**Figure 17. Timer Input Capture Pulse**

### 3.10.3 SPI Timing

Table 15 and Figure 18 through Figure 21 describe the timing requirements for the SPI system.

**Table 15. SPI Timing**


No.	C	Function	Symbol	Min	Max	Unit
—	D	Operating frequency	$f_{op}$	$f_{BUS}/2048$	$f_{BUS}/2$	Hz
		Master Slave		0	$f_{BUS}/4$	Hz
1	D	SPSCK period	$t_{SPSCK}$	2	2048	$t_{cyc}$
		Master Slave		4	—	$t_{cyc}$
2	D	Enable lead time	$t_{Lead}$	1/2	—	$t_{SPSCK}$
		Master Slave		1	—	$t_{cyc}$
3	D	Enable lag time	$t_{Lag}$	1/2	—	$t_{SPSCK}$
		Master Slave		1	—	$t_{cyc}$
4	D	Clock (SPSCK) high or low time	$t_{WSPSCK}$	$t_{cyc} - 30$	$1024 t_{cyc}$	ns
		Master Slave		$t_{cyc} - 30$	—	ns
5	D	Data setup time (inputs)	$t_{SU}$	15	—	ns
		Master Slave		15	—	ns
6	D	Data hold time (inputs)	$t_{HI}$	0	—	ns
		Master Slave		25	—	ns
7	D	Slave access time	$t_a$	—	1	$t_{cyc}$
8	D	Slave MISO disable time	$t_{dis}$	—	1	$t_{cyc}$
9	D	Data valid (after SPSCK edge)	$t_v$	—	25	ns
		Master Slave		—	25	ns
10	D	Data hold time (outputs)	$t_{HO}$	0	—	ns
		Master Slave		0	—	ns
11	D	Rise time	$t_{RI}$ $t_{RO}$	—	$t_{cyc} - 25$	ns
		Input Output		—	25	ns
12	D	Fall time	$t_{FI}$ $t_{FO}$	—	$t_{cyc} - 25$	ns
		Input Output		—	25	ns



NOTE:

1. Not defined but normally MSB of character just received

Figure 20. SPI Slave Timing (CPHA = 0)



NOTE:

1. Not defined but normally LSB of character just received

Figure 21. SPI Slave Timing (CPHA = 1)

### 3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

C	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	$V_{DD}$	1.80	—	3.6	V
C	Supply current (active)	$I_{DDAC}$	—	20	35	$\mu\text{A}$
D	Analog input voltage	$V_{AIN}$	$V_{SS} - 0.3$	—	$V_{DD}$	V
C	Analog input offset voltage	$V_{AIO}$		20	40	mV
C	Analog comparator hysteresis	$V_H$	3.0	9.0	15.0	mV
P	Analog input leakage current	$I_{ALKG}$	—	—	1.0	$\mu\text{A}$
C	Analog comparator initialization delay	$t_{AINIT}$	—	—	1.0	$\mu\text{s}$

### 3.12 ADC Characteristics

Table 17. 12-bit ADC Operating Conditions

C	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
D	Supply voltage	Absolute	$V_{DDAD}$	1.8	—	3.6	V	
		Delta to $V_{DD}$ ( $V_{DD} - V_{DDAD}$ ) <sup>2</sup>	$\Delta V_{DDAD}$	-100	0	+100	mV	
D	Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSAD}$ ) <sup>2</sup>	$\Delta V_{SSAD}$	-100	0	+100	mV	
D	Ref Voltage High		$V_{REFH}$	1.8	$V_{DDAD}$	$V_{DDAD}$	V	
D	Ref Voltage Low		$V_{REFL}$	$V_{SSAD}$	$V_{SSAD}$	$V_{SSAD}$	V	
D	Input Voltage		$V_{ADIN}$	$V_{REFL}$	—	$V_{REFH}$	V	
C	Input Capacitance		$C_{ADIN}$	—	4.5	5.5	pF	
C	Input Resistance		$R_{ADIN}$	—	5	7	k $\Omega$	
C	Analog Source Resistance	12 bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$	$R_{AS}$	—	—	2	k $\Omega$	External to MCU
		10 bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$		—	—	5		
		8 bit mode (all valid $f_{ADCK}$ )		—	—	10		
D	ADC Conversion Clock Freq.	High Speed (ADLPC=0)	$f_{ADCK}$	0.4	—	8.0	MHz	
		Low Power (ADLPC=1)		0.4	—	4.0		

<sup>1</sup> Typical values assume  $V_{DDAD} = 3.0\text{V}$ ,  $\text{Temp} = 25^\circ\text{C}$ ,  $f_{ADCK} = 1.0\text{MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.

**Table 18. 12-bit ADC Characteristics ( $V_{REFH} = V_{DDAD}$ ,  $V_{REFL} = V_{SSAD}$ ) (continued)**

Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment	
Conversion Time (Including sample time)	Short Sample (ADLSMP=0)	P	$t_{ADC}$	—	20	—	ADCK cycles	See the ADC chapter in the <i>MCF51QE128 Reference Manual</i> for conversion time variances	
	Long Sample (ADLSMP=1)	C		—	40	—			
Sample Time	Short Sample (ADLSMP=0)	P	$t_{ADS}$	—	3.5	—	ADCK cycles		
	Long Sample (ADLSMP=1)	C		—	23.5	—			
Total Unadjusted Error	12 bit mode	T	$E_{TUE}$	—	$\pm 3.0$	—	LSB <sup>2</sup>		Includes Quantization
	10 bit mode	P		—	$\pm 1$	$\pm 2.5$			
	8 bit mode	T		—	$\pm 0.5$	$\pm 1.0$			
Differential Non-Linearity	12 bit mode	T	DNL	—	$\pm 1.75$	—	LSB <sup>2</sup>		
	10 bit mode <sup>3</sup>	P		—	$\pm 0.5$	$\pm 1.0$			
	8 bit mode <sup>3</sup>	T		—	$\pm 0.3$	$\pm 0.5$			
Integral Non-Linearity	12 bit mode	T	INL	—	$\pm 1.5$	—	LSB <sup>2</sup>		
	10 bit mode	T		—	$\pm 0.5$	$\pm 1.0$			
	8 bit mode	T		—	$\pm 0.3$	$\pm 0.5$			
Zero-Scale Error	12 bit mode	T	$E_{ZS}$	—	$\pm 1.5$	—	LSB <sup>2</sup>	$V_{ADIN} = V_{SSAD}$	
	10 bit mode	P		—	$\pm 0.5$	$\pm 1.5$			
	8 bit mode	T		—	$\pm 0.5$	$\pm 0.5$			
Full-Scale Error	12 bit mode	T	$E_{FS}$	—	$\pm 1.0$	—	LSB <sup>2</sup>	$V_{ADIN} = V_{DDAD}$	
	10 bit mode	P		—	$\pm 0.5$	$\pm 1$			
	8 bit mode	T		—	$\pm 0.5$	$\pm 0.5$			
Quantization Error	12 bit mode	D	$E_Q$	—	-1 to 0	—	LSB <sup>2</sup>		
	10 bit mode			—	—	$\pm 0.5$			
	8 bit mode			—	—	$\pm 0.5$			
Input Leakage Error	12 bit mode	D	$E_{IL}$	—	$\pm 2$	—	LSB <sup>2</sup>	Pad leakage <sup>4</sup> * $R_{AS}$	
	10 bit mode			—	$\pm 0.2$	$\pm 4$			
	8 bit mode			—	$\pm 0.1$	$\pm 1.2$			
Temp Sensor Slope	-40°C to 25°C	D	m	—	1.646	—	mV/°C		
	25°C to 85°C			—	1.769	—			
Temp Sensor Voltage	25°C	D	$V_{TEMP25}$	—	701.2	—	mV		



<sup>1</sup> Typical values assume  $V_{DDAD} = 3.0V$ , Temp = 25°C,  $f_{ADCK} = 1.0MHz$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$

<sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

Package Information



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE	DOCUMENT NO: 98ASS23234W	REV: D	
	CASE NUMBER: 840F-02	06 APR 2005	
	STANDARD: JEDEC MS-026 BCD		

Figure 25. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 2 of 3

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
6. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE	DOCUMENT NO: 98ASS23234W	REV: D	
	CASE NUMBER: 840F-02	06 APR 2005	
	STANDARD: JEDEC MS-026 BCD		

Figure 26. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 3 of 3

**How to Reach Us:****Home Page:**

[www.freescale.com](http://www.freescale.com)

**E-mail:**

[support@freescale.com](mailto:support@freescale.com)

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

**Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

**Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

**For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Document Number: MCF51QE128

Rev. 7

10/2008

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.