



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51qe32clh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Table of Contents

1	MCF51QE128 Series Comparison		3.1	0 AC Characteristics	21
	Pin Assignments			3.10.1 Control Timing	21
	Electrical Characteristics			3.10.2 TPM Module Timing	
	3.1 Introduction			3.10.3 SPI Timing	
	3.2 Parameter Classification		3.1	1 Analog Comparator (ACMP) Electricals	27
	3.3 Absolute Maximum Ratings		3.1	2 ADC Characteristics	27
	3.4 Thermal Characteristics		3.1	3 Flash Specifications	30
	3.5 ESD Protection and Latch-U	lp Immunity		dering Information	
	3.6 DC Characteristics			ckage Information	
	3.7 Supply Current Characterist	ics	5.1	Mechanical Drawings	31
	3.8 External Oscillator (XOSC)		6 Pro	oduct Documentation	36
	3.9 Internal Clock Source (ICS)			vision History	



2 Pin Assignments

This section describes the pin assignments for the available packages. See Table 1 for pin availability by package pin-count.



Pins in \boldsymbol{bold} are added from the next smaller package.

Figure 2. Pin Assignments in 80-Pin LQFP



Pin Assignments





Figure 3. Pin Assignments in 64-Pin LQFP Package



Table 2. MCF51QE128 Series Pin Assignment by Package and Pin Sharing Priority

	in nber	Lowest		Priority	→	Highest
80	64	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	PTD1	KBI2P1	MOSI2		
2	2	PTD0	KBI2P0	SPSCK2		
3	3	PTH7	SDA2			
4	4	PTH6	SCL2			
5	_	PTH5				
6	_	PTH4				
7	5	PTE7	RGPI07	TPM3CLK		
8	6					V_{DD}
9	7					V_{DDAD}
10	8					V_{REFH}
11	9					V_{REFL}
12	10					V _{SSAD}
13	11					V_{SS}
14	12	PTB7	SCL1			EXTAL
15	13	PTB6	SDA1			XTAL
16	_	PTH3				
17	_	PTH2				
18	14	PTH1				
19	15	PTH0				
20	16	PTE6	RGPIO6			
21	17	PTE5	RGPIO5			
22	18	PTB5	TPM1CH1	SS1		
23	19	PTB4	TPM2CH1	MISO1		
24	20	PTC3	RGPIO11	ТРМ3СН3		
25	21	PTC2	RGPIO10	TPM3CH2		
26	22	PTD7	KBI2P7			
27	23	PTD6	KBI2P6			
28	24	PTD5	KBI2P5			
29	_	PTJ7				
30	_	PTJ6				
31	_	PTJ5				
32	_	PTJ4				
33	25	PTC1	RGPIO9	TPM3CH1		
34	26	PTC0	RGPIO8	TPM3CH0		
35	27	PTF7				ADP17
36	28	PTF6				ADP16
37	29	PTF5				ADP15
38	30	PTF4				ADP14
39	31	PTB3	KBI1P7	MOSI1 ¹		ADP7
40	32	PTB2	KBI1P6	SPSCK1		ADP6









Figure 4. Pull-up and Pull-down Typical Resistor Values







Figure 5. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)






Figure 6. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)






Figure 7. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 8. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 9. Supply Current Characteristics

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)
	Р	Run supply current FEI mode, all modules on		25.165 MHz		32	35		-40 to 25
	Р		RI _{DD}	23.103 WII IZ		32	35		85
1	Т			20 MHz	3	28.0	_	mA	
	Т			8 MHz		13.2	_		-40 to 85
	Т			1 MHz		2.4	_		
	С	Run supply current		25.165 MHz		28.1	29.6		
2	Т	FEI mode, all modules off	RI _{DD}	20 MHz	3	22.9	_	mA	-40 to 85
	Т		טטייי	8 MHz	3	11.3	_		70 10 00
	Т			1 MHz		2.0	_		



Table 9. Supply Current Characteristics (continued)

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)										
3	Т	Run supply current LPS=0, all modules off	RI _{DD}	16 kHz FBILP	3	203	_	μА	-40 to 85										
3	Т		MDD	16 kHz FBELP	3	154	_	μΛ	-40 to 65										
4	Т	Run supply current LPS=1, all modules off, running from Flash	RI _{DD}	16 kHz FBELP	3	50	_	μА	-40 to 85										
	С	Wait mode supply current		25.165 MHz	3	11	13.7												
5	Т	FEI mode, all modules off	WI _{DD}	20 MHz		4.57	_	mA	40 to 85										
5	Т			8 MHz		2	_	IIIA	40 10 65										
	Т			1 MHz		0.73	_												
	Р	Stop2 mode supply current	S2I _{DD}			0.6	0.8		-40 to 25										
	С				3	3.0	11		70										
6	Р			n/a		8.0	20	μΑ	85										
O	С			O DD	OZ DD	DD	OZI _{DD}	OZ.DD	OIDD	OZ' _{DD}	OZ' _{DD}	OZ.DD	II/a		0.6	0.8	μΛ	-40 to 25	
	С																		
	С					6.0	12		85										
	Р	Stop3 mode supply current				0.8	1.3		-40 to 25										
	С	No clocks active			3	6.0	18		70										
7	Р		S3I _{DD}	n/a		18.0	28	μΑ	85										
,	С		DD	11/4		0.8	1.3	μΛ	-40 to 25										
	С				2	5.0	16		70										
	С					12.0	20		85										

Table 10. Stop Mode Adders

Nium		C Parameter	O and distinguished			Unito		
Num		Parameter	Condition	-40	25	70	85	Units
1	Т	LPO		50	75	100	150	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	1000	1000	1100	1500	nA
3	Т	IREFSTEN ¹		63	70	77	81	uA
4	Т	RTC	does not include clock source current	50	75	100	150	nA
5	Т	LVD ¹	LVDSE = 1	90	100	110	115	uA
6	Т	ACMP ¹	not using the bandgap (BGBE = 0)	18	20	22	23	uA
7	Т	ADC ¹	ADLPC = ADLSMP = 1 not using the bandgap (BGBE = 0)	95	106	114	120	uA

MCF51QE128 Series Data Sheet, Rev. 7






Figure 10. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 11. Typical Crystal or Resonator Circuit: Low Range/Low Gain

3.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range = −40 to 85°C Ambient)

Num	С	Charac	teristic	Symbol	Min	Typ ¹	Max	Unit
1	Р	Average internal reference frequency at V _{DD} = 3.6 V and temperatu		f _{int_ft}	_	32.768	_	kHz
2	Р	Internal reference frequency — u	ser trimmed	f _{int_ut}	31.25	_	39.06	kHz
3	Т	Internal reference start-up time	t _{IRST}	_	60	100	μS	
	Р	DCO output frequency range — trimmed ²	Low range (DRS=00)		16	_	20	
4	Р		Mid range (DRS=01)	f _{dco_u}	32	_	40	MHz
	Р		High range (DRS=10)		48	_	60	
	Р	DCO output frequency ²	Low range (DRS=00)		_	19.92	_	
5	Р	Reference = 32768 Hz and	Mid range (DRS=01)	f _{dco_DMX32}	_	39.85	_	MHz
	Р	DMX32 = 1	High range (DRS=10)		_	59.77	_	
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco_res_t}$	_	± 0.1	± 0.2	%f _{dco}
7	С	Resolution of trimmed DCO outp temperature (not using FTRIM)	ut frequency at fixed voltage and	$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	%f _{dco}



Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
8	C Total deviation of trimmed DCO output frequency over voltage and temperature		Δf_{dco_t}	_	+ 0.5 -1.0	± 2	%f _{dco}
9	С	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C		_	± 0.5	± 1	%f _{dco}
10	С	FLL acquisition time ³	t _{Acquire}	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) ⁴	C _{Jitter}	_	0.02	0.2	%f _{dco}

Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 12. Deviation of DCO Output Across Temperature at V_{DD} = 3.0 V

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



Table 13. Control Timing (continued)

Num	С	Rating	Symbol	Min	Typ ¹	Max	Unit
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 2 x t _{cyc}	_ _	_	ns
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH} , t _{IHIL}	100 2 x t _{cyc}		_	ns
9	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}	1-1	8 31		ns
9		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}	_	7 24		ns
10		Voltage regulator recovery time	t _{VRR}	_	4	_	μS

¹ Typical values are based on characterization data at $V_{DD} = 3.0V$, 25°C unless otherwise stated.

 $^{^5}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range $-40^{\circ}\rm C$ to 85°C.




Figure 15. IRQ/KBIPx Timing

² This is the shortest pulse that is guaranteed to be recognized as a reset or interrupt pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

⁴ This is the minimum assertion time in which the interrupt **may** be recognized. The correct protocol is to assert the interrupt request until it is explicitly negated by the interrupt service routine.



3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

No.	С	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
2	D	External clock period	t _{TCLK}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}

Table 14. TPM Input Timing




Figure 16. Timer External Clock





Figure 17. Timer Input Capture Pulse






NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI Master Timing (CPHA = 0)




NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 19. SPI Master Timing (CPHA =1)





1. Not defined but normally MSB of character just received

Figure 20. SPI Slave Timing (CPHA = 0)



1. Not defined but normally LSB of character just received

Figure 21. SPI Slave Timing (CPHA = 1)



3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V _{DD}	1.80		3.6	V
С	Supply current (active)	I _{DDAC}	_	20	35	μΑ
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3		V_{DD}	V
С	Analog input offset voltage	V _{AIO}		20	40	mV
С	Analog comparator hysteresis	V _H	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	_	_	1.0	μА
С	Analog comparator initialization delay	t _{AINIT}	_	_	1.0	μS

3.12 ADC Characteristics

Table 17. 12-bit ADC Operating Conditions

С	Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
D	Supply voltage	Absolute	V_{DDAD}	1.8	_	3.6	V	
		Delta to V _{DD} (V _{DD} -V _{DDAD}) ²	ΔV_{DDAD}	-100	0	+100	mV	
D	Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSAD}) ²	ΔV_{SSAD}	-100	0	+100	mV	
D	Ref Voltage High		V _{REFH}	1.8	V_{DDAD}	V_{DDAD}	V	
D	Ref Voltage Low		V _{REFL}	V _{SSAD}	V _{SSAD}	V _{SSAD}	V	
D	Input Voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
С	Input Capacitance		C _{ADIN}	_	4.5	5.5	pF	
С	Input Resistance		R _{ADIN}	_	5	7	kΩ	
	Analog Source Resistance	12 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}	_	_	2 5		External to MCU
С		10 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz		_	_	5 10	kΩ	
		8 bit mode (all valid f _{ADCK})		_	_	10		
D		High Speed (ADLPC=0)	f _{ADCK}	0.4	_	8.0	MHz	
	Clock Freq.	Low Power (ADLPC=1)		0.4	_	4.0	1711 12	

Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.



Table 18. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
	Short Sample (ADLSMP=0)	Р	t _{ADC}	_	20	_	ADCK	See the ADC chapter in the MCF51QE128 Reference Manual for conversion time variances
(Including sample time)	Long Sample (ADLSMP=1)	С		_	40	_	cycles	
Sample Time	Short Sample (ADLSMP=0)	Р	t _{ADS}	_	3.5	_	ADCK cycles	
	Long Sample (ADLSMP=1)	С		_	23.5	_		
Total Unadjusted	12 bit mode	Т	E _{TUE}	_	±3.0	_	LSB ²	Includes Quantization
Error	10 bit mode	Р	1	_	±1	±2.5		
	8 bit mode	Т	-	_	±0.5	±1.0		
Differential	12 bit mode	Т	DNL	_	±1.75	_	LSB ²	
Non-Linearity	10 bit mode ³	Р		_	±0.5	±1.0		
	8 bit mode ³	Т	-	_	±0.3	±0.5		
Integral	12 bit mode	Т	INL	_	±1.5	_	LSB ²	
Non-Linearity	10 bit mode	Т	-	_	±0.5	±1.0		
	8 bit mode	Т		_	±0.3	±0.5		
Zero-Scale Error	12 bit mode	Т	E _{ZS}	_	±1.5	_	LSB ²	V _{ADIN} = V _{SSAD}
	10 bit mode	Р		_	±0.5	±1.5		
	8 bit mode	Т	-	_	±0.5	±0.5		
Full-Scale Error	12 bit mode	Т	E _{FS}	_	±1.0	_	LSB ²	V _{ADIN} = V _{DDAD}
	10 bit mode	Р		_	±0.5	±1		
	8 bit mode	Т		_	±0.5	±0.5		
Quantization	12 bit mode	D	EQ	_	-1 to 0	_	LSB ²	
Error	10 bit mode			_	_	±0.5		
	8 bit mode			_	_	±0.5		
Input Leakage	12 bit mode	D	E _{IL}	_	±2	_	LSB ²	Pad leakage ⁴ * R _{AS}
Error	10 bit mode			_	±0.2	±4		
	8 bit mode			_	±0.1	±1.2		
Temp Sensor Slope	-40°C to 25°C	D	m	_	1.646	_	mV/°C	
	25°C to 85°C			_	1.769	_		
Temp Sensor Voltage	25°C	D	V _{TEMP25}	_	701.2	_	mV	

Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

LSB = (V_{REFH} - V_{REFL})/2^N
 Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.



3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section of the MCF51QE128 Reference Manual.

Table 19. Flash Characteristics

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase -40°C to 85°C	V _{prog/erase}	1.8		3.6	V
D	Supply voltage for read operation	V _{Read}	1.8 3.6			V
D	Internal FCLK frequency ¹	f _{FCLK}	150 200		200	kHz
D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5 6.67		6.67	μS
Р	Longword program time (random location) ⁽²⁾	t _{prog}	9			t _{Fcyc}
Р	Longword program time (burst mode) ⁽²⁾	t _{Burst}	4		t _{Fcyc}	
Р	Page erase time ²	t _{Page}	4000		t _{Fcyc}	
Р	Mass erase time ⁽²⁾	t _{Mass}	20,000		t _{Fcyc}	
	Longword program current ³	R _{IDDBP}	_	9.7	_	mA
	Page erase current ³	R _{IDDPE}	_	7.6	_	mA
С	Program/erase endurance ⁴ T_L to $T_H = -40^{\circ}C$ to + 85°C $T = 25^{\circ}C$		10,000 —	— 100,000	_ _	cycles
С	Data retention ⁵	t _{D_ret}	15	100	_	years

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.


³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0 \text{ V}$, bus frequency = 4.0 MHz.


Typical endurance for flash was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.


Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, Typical Data Retention for Nonvolatile Memory.




Package Information








DATE 09/21/95 CASE 917A-02 ISSUE C





SECTION AB-AB ROTATED 90 ° CLOCKWISE

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
 - Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT
- THE BOTTOM OF THE PARTING LINE.
 DATUMS -L-, -M- AND -N- TO BE DETERMINED
 AT DATUM PLANE -H-.
- DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -T-.
 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD
- PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.460 (0.018) MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 (0.003).

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	14.00	BSC	0.551 BSC			
A1	7.00	BSC	0.276 BSC			
В	14.00	BSC	0.551 BSC			
B1	7.00	BSC	0.276 BSC			
С		1.60		0.063		
C1	0.04	0.24	0.002	0.009		
C2	1.30	1.50	0.051	0.059		
D	0.22	0.38	0.009	0.015		
Е	0.40	0.75	0.016	0.030		
F	0.17	0.33	0.007	0.013		
G	0.65	BSC	0.026 BSC			
J	0.09	0.27	0.004	0.011		
K	0.50	REF	0.020 REF			
Р	0.325	BSC	0.013 REF			
R1	0.10	0.20	0.004	0.008		
S	16.00	16.00 BSC		0.630 BSC		
S1	8.00	BSC	0.315 BSC			
U	0.09	0.16	0.004	0.006		
٧	16.00	BSC	0.630 BSC			
V1	8.00	BSC	0.315 BSC			
W	0.20	REF	0.008 REF			
Z	1.00 REF		0.039 REF			
0	0 °	10°	0 °	10°		
01	0°		0°			
02	9°	14°	9°	14°		

Figure 23. 80-pin LQFP Package Drawing (Case 917A, Doc #98ASS23237W)



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- A. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- AND 0.25 mm FROM THE LEAD TIP.



Figure 26. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 3 of 3

MCF51QE128 Series Data Sheet, Rev. 7



Product Documentation

6 Product Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MCF51QE128RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

7 Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web are the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://www.freescale.com

The following revision history table summarizes changes contained in this document.

Table 22. Revision History

Revision	Date	Description of Changes
3	25 Jun 2007	Table 8: Changed Condition entires in specs #6 (V_{IH}) and #7 (V_{IL}) from $V_{DD} \ge 1.8V$ to $V_{DD} > 2.7V$ and $V_{DD} \le 1.8V$ to $V_{DD} > 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} > 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} > 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \ge 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \ge 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \ge 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \ge 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \ge 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \ge 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \ge 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \ge 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \ge 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \le 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \le 1.8V$. Table 8: Changed $V_{DD} \le 1.8V$ to $V_{DD} \le 1.8V$.
4	17 Sep 2007	Added information about the MCF51QE32 device. Changed the SRAM size for the MCF51QE64 device (was 4 Kbytes, is 8 Kbytes). Corrected the number of ADC channels for the MCF51QE64 device (was 22, is 20). Corrected the number of ADC channels for the 64-pin package of the MCF51QE64 device (was 22, is 20).
		Changed ACMP electricals, V _{AIO} specification's test category from P to C.
5	28 May 2008	Updated the tables Thermal Characteristics, DC Characteristics, Supply Current Characteristics, XOSC and ICS Specifications (Temperature Range = -40 to 85°C Ambient), ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient), Control Timing, and Analog Comparator Electrical Specifications, 12-bit ADC Characteristics (VREFH = VDDAD, VREFL = VSSAD) Updated the figures Typical Run IDD for FBE and FEI, IDD vs. VDD (ACMP and ADC off, All Other Modules Enabled), Deviation of DCO Output from Trimmed Frequency (50.33 MHz, 3.0 V), and Deviation of DCO Output from Trimmed Frequency (50.33 MHz, 25°C)
6	24 Jun 2008	Updated the table Thermal Characteristics Updated the row corresponding to Num 18 in the table DC Characteristics Updated the tables MCF51QE128 Series Features by MCU and Package, DC Characteristics, Supply Current Characteristics, Thermal Characteristics, Control Timing, and Ordering Information Updated the figures Typical Run IDD for FBE and FEI, IDD vs. VDD (ADC off, All Other Modules Enabled), Deviation of DCO Output Across Temperature at VDD = 3.0 V, and Deviation of DCO Output Across VDD at 25×C
7	14 Oct 2008	Updated the Stop2 and Stop3 mode supply current in the Supply Current Characteristics table. Replaced the stop mode adders section from the Supply Current Characteristics with its own Stop Mode Adders table with new specifications.



How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF51QE128

Rev. 7 10/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.

