



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51qe32lh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MCF	51QE128 Series Comparison
2	Pin A	ssignments
3	Elect	rical Characteristics9
	3.1	Introduction
	3.2	Parameter Classification
	3.3	Absolute Maximum Ratings9
	3.4	Thermal Characteristics10
	3.5	ESD Protection and Latch-Up Immunity11
	3.6	DC Characteristics12
	3.7	Supply Current Characteristics
	3.8	External Oscillator (XOSC) Characteristics
	3.9	Internal Clock Source (ICS) Characteristics

	3.10	AC Characteristics
		3.10.1 Control Timing 21
		3.10.2 TPM Module Timing
		3.10.3 SPI Timing 24
	3.11	Analog Comparator (ACMP) Electricals 27
	3.12	ADC Characteristics
	3.13	Flash Specifications
4	Orde	ring Information
5	Pack	age Information
	5.1	Mechanical Drawings
6	Produ	uct Documentation
7	Revis	sion History





Figure 1. MCF51QE128 Series Block Diagram



MCF51QE128 Series Comparison

1 MCF51QE128 Series Comparison

The following table compares the various device derivatives available within the MCF51QE128 series.

Table 1. MCF51QE128 Series Features by MCU and Package

Feature	MCF51QE128		MCF51QE96		MCF51QE64	MCF51QE32	
Flash size (bytes)	131	072	983	304	65536	32768	
RAM size (bytes)	81	92	81	92	8192	8192	
Pin quantity	80	64	80	64	64	64	
Version 1 ColdFire core				y	es		
ACMP1				y	es		
ACMP2				y	es		
ADC channels	24	20	24	20	20	20	
DBG				y	es		
ICS				ye	es		
IIC1				ye	es		
IIC2				ye	es		
KBI				1	6		
Port I/O ^{1, 2}	70	54	70	54	54	54	
Rapid GPIO				y	es		
RTC				y	es		
SCI1				y	es		
SCI2				y	es		
SPI1				y	es		
SPI2				y	es		
External IRQ				y	es		
TPM1 channels	3						
TPM2 channels	3						
TPM3 channels	6						
XOSC				y	es		

¹ Port I/O count does not include the input-only PTA5/IRQ/TPM1CLK/RESET or the output-only PTA4/ACMP10/BKGD/MS.

² 16 bits associated with Ports C and E are shadowed with ColdFire Rapid GPIO module.



Pin Assignments



Figure 3. Pin Assignments in 64-Pin LQFP Package

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to +3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	± 25	mA
Storage temperature range	T _{stg}	-55 to 150	°C

Table 4. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

- $^2~$ All functional non-supply pins are internally clamped to $V_{\mbox{SS}}$ and $V_{\mbox{DD}}.$
- ³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

	Rating	Symbol	Value	Unit			
0	perating temperature range (packaged):						
	MCF51QE64, MCF51QE96, and MCF51QE128:	т.	-40 to 85	°C			
	MCF51QE32:	'A	0 to 70	C			
Μ	aximum junction temperature	T_{JM}	95	°C			
Thermal resistance Single-layer board							
	64-pin LQFP	θ	69	°C/M			
	80-pin LQFP	UJA	60	0/11			
TI	Thermal resistance Four-layer board						
	64-pin LQFP	0	50	°C/M			
	80-pin LQFP	♥JA	47	0/00			

Table 5. Thermal Characteristics



The average chip-junction temperature (T_I) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $\begin{array}{l} T_A = Ambient \ temperature, \ ^C\\ \theta_{JA} = Package \ thermal \ resistance, \ junction-to-ambient, \ ^C/W\\ P_D = P_{int} + P_{I/O}\\ P_{int} = I_{DD} \times V_{DD}, \ Watts \ \ chip \ internal \ power\\ P_{I/O} = Power \ dissipation \ on \ input \ and \ output \ pins \ \ user \ determined \end{array}$

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		- 2.5	V
Laten-up	Maximum input voltage limit		7.5	V

Table 6. ESD and Latch-up Test Conditions









Figure 5. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)



Figure 6. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)









Figure 8. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

3.7 **Supply Current Characteristics**

This section includes information about power supply current in various operating modes.

Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit
Run supply current		25 165 MHz		32	35	
FEI mode, all modules on		20.100 10112		32	35	
	RI _{DD}	20 MHz	3	28.0		mA

Table 9. Supply Current Characteristics

				-	Freq	(V)				(°C)
		Ρ	Run supply current		25 165 MHz		32	35		-40 to 25
		Ρ	FEI mode, all modules on		20.100 10112		32	35		85
	1	Т		RI _{DD}	20 MHz	3	28.0	_	mA	
		Т			8 MHz		13.2	—		-40 to 85
		Т			1 MHz		2.4	—		
		С	Run supply current		25.165 MHz		28.1	29.6		
	2	Т	FEI mode, all modules off	RI _{DD}	20 MHz	З	22.9	—	mA	40 to 95
		Т			8 MHz	5	11.3	—		-+0 10 00
		Т			1 MHz		2.0	—		

Num C

Temp

100



Num	с	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Мах	Unit	Temp (°C)		
3	т	Run supply current LPS=0, all modules off	Blac	16 kHz FBILP	з	203	_	μA	-40 to 85		
	Т		NIDD	16 kHz FBELP	0	154	_	μπ	+0 10 00		
4	т	Run supply current LPS=1, all modules off, running from Flash	RI _{DD}	16 kHz FBELP	3	50	_	μA	-40 to 85		
5	С	Wait mode supply current		25.165 MHz		11	13.7				
	Т	IFEI mode, all modules off	\\/I	20 MHz	3	4.57	_		40 to 85		
	Т		DD	8 MHz	3	2	_	- IIIA	40 10 85		
	Т			1 MHz		0.73	_				
	Р	Stop2 mode supply current				0.6	0.8		-40 to 25		
	С				3	3.0	11		70		
6	Ρ		S2I	n/a		8.0	20	Δ	85		
0	С		521 _{DD}	DD	DD	n/a		0.6	0.8	μΛ	-40 to 25
	С				2	2.5	10		70		
	С					6.0	12		85		
	Р	Stop3 mode supply current				0.8	1.3		-40 to 25		
	С				3	6.0	18		70		
7	Р		S3I	n/a		18.0	28	ΠА	85		
,	С		DD	n/a		0.8	1.3	μι	-40 to 25		
	С				2	5.0	16		70		
	С					12.0	20		85		

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

Table 10. Stop Mode Adders

Num	6	Baramator	Condition		Unite			
Nulli		Falameter	Condition	-40	25	70	85	Units
1	Т	LPO		50	75	100	150	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	1000	1000	1100	1500	nA
3	Т	IREFSTEN ¹		63	70	77	81	uA
4	Т	RTC	does not include clock source current	50	75	100	150	nA
5	Т	LVD ¹	LVDSE = 1	90	100	110	115	uA
6	Т	ACMP ¹	not using the bandgap (BGBE = 0)	18	20	22	23	uA
7	Т	ADC ¹	ADLPC = ADLSMP = 1 not using the bandgap (BGBE = 0)	95	106	114	120	uA



3.8 External Oscillator (XOSC) Characteristics

Reference Figure 10 and Figure 11 for crystal or resonator circuits.

Table 11. XOSC and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic		Min	Typ ¹	Max	Unit
1	с	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C _{1,} C ₂	See Note ² See Note ³			
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, High Gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R _F		— 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) $\geq 8 \text{ MHz}$ 4 MHz 1 MHz	R _S	- - - -	 0 100 0 0 0	 10 20	kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high power High range, low power High range, high power	t _{CSTL}	 	200 400 5 15	 	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode FBELP mode	f _{extal}	0.03125 0	_	40.0 50.33	MHz MHz

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² Load capacitors (C_1 , C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE=HGO=0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.





Figure 10. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain



Figure 11. Typical Crystal or Resonator Circuit: Low Range/Low Gain

3.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Charac	Characteristic				Max	Unit
1	Ρ	Average internal reference frequ at V _{DD} = 3.6 V and temperatu	f _{int_ft}	_	32.768	_	kHz	
2	Ρ	Internal reference frequency — u	user trimmed	f _{int_ut}	31.25	—	39.06	kHz
3	Т	Internal reference start-up time	t _{IRST}		60	100	μS	
	Ρ		Low range (DRS=00)	f _{dco_u}	16	—	20	MHz
4	Ρ	trimmed ²	Mid range (DRS=01)		32	—	40	
	Р		High range (DRS=10)		48	—	60	
	Ρ	DCO output frequency ²	Low range (DRS=00)	f _{dco_DMX32}	_	19.92	_	
5	Ρ	Reference = 32768 Hz	Mid range (DRS=01)		_	39.85	_	
	Р	DMX32 = 1	High range (DRS=10)			59.77		
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco_res_t}$	_	± 0.1	± 0.2	%f _{dco}
7	С	Resolution of trimmed DCO outp temperature (not using FTRIM)	$\Delta f_{dco_res_t}$	_	±0.2	± 0.4	%f _{dco}	





Figure 13. Deviation of DCO Output Across V_{DD} at 25°C

3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

3.10.1 Control Timing

Table '	13.	Control	Timing
---------	-----	---------	--------

Num	С	Rating	Symbol	Min	Typ ¹	Мах	Unit
1	D	Bus frequency $(t_{cyc} = 1/f_{Bus})$ $V_{DD} \ge 1.8V$ $V_{DD} > 2.1V$ $V_{DD} > 2.4V$	f _{Bus}	dc		10 20 25.165	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	—	1300	μS
3	D	External reset pulse width ²	t _{extrst}	100	—	_	ns
4	D	Reset low drive	t _{rstdrv}	34 x t _{cyc}	—		ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t _{MSH}	100	_	_	μS



Num	С	Rating	Symbol	Min	Typ ¹	Max	Unit
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 2 x t _{cyc}			ns
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 2 x t _{cyc}			ns
9	C	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		8 31		ns
	0	Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		7 24		ns
10		Voltage regulator recovery time	t _{VRR}	_	4	_	μS

Table 13. Control Timing (continued)

¹ Typical values are based on characterization data at V_{DD} = 3.0V, 25°C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset or interrupt pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

³ To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .

⁴ This is the minimum assertion time in which the interrupt **may** be recognized. The correct protocol is to assert the interrupt request until it is explicitly negated by the interrupt service routine.

 $^5\,$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 85°C.



Figure 15. IRQ/KBIPx Timing



3.10.3 SPI Timing

Table 15 and Figure 18 through Figure 21 describe the timing requirements for the SPI system.

No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK} t _{сус}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1		t _{SPSCK} t _{сус}
4	D	Clock (SPSCK) high or low time Master Slave	t _{WSPSCK}	$t_{cyc} - 30$ $t_{cyc} - 30$	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15		ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	—	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	—	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _v		25 25	ns ns
10	D	Data hold time (outputs) Master Slave	^t но	0 0		ns ns
11	D	Rise time Input Output	t _{RI} t _{RO}		t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI} t _{FO}		t _{cyc} – 25 25	ns ns

Table 15. SPI Timing



Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment	
Conversion Time	Short Sample (ADLSMP=0)	Р	t _{ADC}	_	20	_	ADCK	See the ADC	
(Including sample time)	Long Sample (ADLSMP=1)	С		—	40	—	cycles	chapter in the MCF51QE128	
Sample Time	Short Sample (ADLSMP=0)	Ρ	t _{ADS}	_	3.5	_	ADCK	for conversion time	
	Long Sample (ADLSMP=1)	С			23.5		cycles	variances	
Total Unadjusted	12 bit mode	Т	E _{TUE}		±3.0		LSB ²	Includes	
Error	10 bit mode	Ρ			±1	±2.5		Quantization	
	8 bit mode	Т			±0.5	±1.0			
Differential	12 bit mode	Т	DNL		±1.75	—	LSB ²		
Non-Linearity	10 bit mode ³	Ρ			±0.5	±1.0			
	8 bit mode ³	Т		—	±0.3	±0.5	1		
Integral	12 bit mode	Т	INL	INL — ±1.5 —	_	LSB ²			
Non-Linearity	10 bit mode	Т		—	±0.5	±1.0	1		
	8 bit mode	Т	-	_	±0.3	±0.5			
Zero-Scale Error	12 bit mode	Т	E _{ZS}	—	±1.5	—	LSB ²	$V_{ADIN} = V_{SSAD}$	
	10 bit mode	Р		—	±0.5	±1.5	1		
	8 bit mode	Т	-	_	±0.5	±0.5			
Full-Scale Error	12 bit mode	Т	E _{FS}	—	±1.0	—	LSB ²	V _{ADIN} = V _{DDAD}	
	10 bit mode	Р		_	±0.5	±1			
	8 bit mode	Т		—	±0.5	±0.5	1		
Quantization	12 bit mode	D	EQ	—	-1 to 0	—	LSB ²		
Error	10 bit mode			_	—	±0.5			
	8 bit mode			_	—	±0.5			
Input Leakage	12 bit mode	D	E _{IL}	_	±2	_	LSB ²	Pad leakage ⁴ * R _{AS}	
Error	10 bit mode			_	±0.2	±4			
	8 bit mode			_	±0.1	±1.2			
Temp Sensor	-40°C to 25°C	D	m		1.646		mV/°C		
Slope	25°C to 85°C			_	1.769	_	1		
Temp Sensor Voltage	25°C	D	V _{TEMP25}		701.2		mV		

Table 18. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

¹ Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$

³ Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.



Package Information





Figure 23. 80-pin LQFP Package Drawing (Case 917A, Doc #98ASS23237W)

01

02

0 °

9° 14

0 °

9 °

14°



Package Information







Package Information



VIEW AA

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: 64LD LQFP,	DOCUMENT NO	:98ASS23234W	REV: D	
10 X 10 X 1.4 P	CASE NUMBER	:840F-02	06 APR 2005	
0.5 PITCH, CASE OU	JTL I NE	STANDARD: JE	DEC MS-026 BCD	

Figure 25. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 2 of 3



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- /4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- 5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- <u>A</u> THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- /7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- $\frac{8}{2}$ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: 64LD LQFP,		DOCUMENT NO): 98ASS23234₩	REV: D
10 X 10 X 1.4 P	CASE NUMBER	2: 840F-02	06 APR 2005	
0.5 PITCH, CASE OU	JTLINE	STANDARD: JE	DEC MS-026 BCD	

Figure 26. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 3 of 3



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF51QE128 Rev. 7 10/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.

