



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I <sup>2</sup> C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 20x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mcf51qe64clh">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mcf51qe64clh</a>

# 1 MCF51QE128 Series Comparison

The following table compares the various device derivatives available within the MCF51QE128 series.

**Table 1. MCF51QE128 Series Features by MCU and Package**

Feature	MCF51QE128		MCF51QE96		MCF51QE64	MCF51QE32
Flash size (bytes)	131072		98304		65536	32768
RAM size (bytes)	8192		8192		8192	8192
Pin quantity	80	64	80	64	64	64
Version 1 ColdFire core	yes					
ACMP1	yes					
ACMP2	yes					
ADC channels	24	20	24	20	20	20
DBG	yes					
ICS	yes					
IIC1	yes					
IIC2	yes					
KBI	16					
Port I/O <sup>1, 2</sup>	70	54	70	54	54	54
Rapid GPIO	yes					
RTC	yes					
SCI1	yes					
SCI2	yes					
SPI1	yes					
SPI2	yes					
External IRQ	yes					
TPM1 channels	3					
TPM2 channels	3					
TPM3 channels	6					
XOSC	yes					

<sup>1</sup> Port I/O count does not include the input-only PTA5/IRQ/TPM1CLK/RESET or the output-only PTA4/ACMP1O/BKGD/MS.

<sup>2</sup> 16 bits associated with Ports C and E are shadowed with ColdFire Rapid GPIO module.

Table 2. MCF51QE128 Series Pin Assignment by Package and Pin Sharing Priority

Pin Number		Lowest	←	Priority	→	Highest
80	64	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	PTD1	KBI2P1	MOSI2		
2	2	PTD0	KBI2P0	SPSCK2		
3	3	PTH7	SDA2			
4	4	PTH6	SCL2			
5	—	PTH5				
6	—	PTH4				
7	5	PTE7	RGPIO7	TPM3CLK		
8	6					V <sub>DD</sub>
9	7					V <sub>DDAD</sub>
10	8					V <sub>REFH</sub>
11	9					V <sub>REFL</sub>
12	10					V <sub>SSAD</sub>
13	11					V <sub>SS</sub>
14	12	PTB7	SCL1			EXTAL
15	13	PTB6	SDA1			XTAL
16	—	PTH3				
17	—	PTH2				
18	14	PTH1				
19	15	PTH0				
20	16	PTE6	RGPIO6			
21	17	PTE5	RGPIO5			
22	18	PTB5	TPM1CH1	SS1		
23	19	PTB4	TPM2CH1	MISO1		
24	20	PTC3	RGPIO11	TPM3CH3		
25	21	PTC2	RGPIO10	TPM3CH2		
26	22	PTD7	KBI2P7			
27	23	PTD6	KBI2P6			
28	24	PTD5	KBI2P5			
29	—	PTJ7				
30	—	PTJ6				
31	—	PTJ5				
32	—	PTJ4				
33	25	PTC1	RGPIO9	TPM3CH1		
34	26	PTC0	RGPIO8	TPM3CH0		
35	27	PTF7				ADP17
36	28	PTF6				ADP16
37	29	PTF5				ADP15
38	30	PTF4				ADP14
39	31	PTB3	KBI1P7	MOSI1 <sup>1</sup>		ADP7
40	32	PTB2	KBI1P6	SPSCK1		ADP6

**Table 4. Absolute Maximum Ratings**

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	−0.3 to +3.8	V
Maximum current into $V_{DD}$	$I_{DD}$	120	mA
Digital input voltage	$V_{In}$	−0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	$I_D$	± 25	mA
Storage temperature range	$T_{stg}$	−55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

## 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 5. Thermal Characteristics**

Rating		Symbol	Value	Unit
Operating temperature range (packaged):				
	MCF51QE64, MCF51QE96, and MCF51QE128:	$T_A$	−40 to 85	°C
	MCF51QE32:		0 to 70	
Maximum junction temperature		$T_{JM}$	95	°C
Thermal resistance Single-layer board				
	64-pin LQFP	$\theta_{JA}$	69	°C/W
	80-pin LQFP		60	
Thermal resistance Four-layer board				
	64-pin LQFP	$\theta_{JA}$	50	°C/W
	80-pin LQFP		47	

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

where:

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

$P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad \text{Eqn. 2}$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad \text{Eqn. 3}$$

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 6. ESD and Latch-up Test Conditions**

Model	Description	Symbol	Value	Unit
Human Body	Series resistance	R1	1500	Ω
	Storage capacitance	C	100	pF
	Number of pulses per pin	—	3	
Machine	Series resistance	R1	0	Ω
	Storage capacitance	C	200	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		– 2.5	V
	Maximum input voltage limit		7.5	V

**Table 7. ESD and Latch-Up Protection Characteristics**

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	$\pm 2000$	—	V
2	Machine model (MM)	$V_{MM}$	$\pm 200$	—	V
3	Charge device model (CDM)	$V_{CDM}$	$\pm 500$	—	V
4	Latch-up current at $T_A = 85^\circ\text{C}$	$I_{LAT}$	$\pm 100$	—	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 8. DC Characteristics**

Num	C	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
1		Operating Voltage			1.8 <sup>2</sup>		3.6	V
2	C	Output high voltage All I/O pins, low-drive strength	V <sub>OH</sub>	1.8 V, I <sub>Load</sub> = −2 mA	V <sub>DD</sub> − 0.5	—	—	V
	P	All I/O pins, high-drive strength		2.7 V, I <sub>Load</sub> = −10 mA	V <sub>DD</sub> − 0.5	—	—	
	T	2.3 V, I <sub>Load</sub> = −6 mA		V <sub>DD</sub> − 0.5	—	—		
	C	1.8V, I <sub>Load</sub> = −3 mA		V <sub>DD</sub> − 0.5	—	—		
3	D	Output high current Max total I <sub>OH</sub> for all ports	I <sub>OHT</sub>		—	—	100	mA
4	C	Output low voltage All I/O pins, low-drive strength	V <sub>OL</sub>	1.8 V, I <sub>Load</sub> = 2 mA	—	—	0.5	V
	P	All I/O pins, high-drive strength		2.7 V, I <sub>Load</sub> = 10 mA	—	—	0.5	
	T	2.3 V, I <sub>Load</sub> = 6 mA		—	—	0.5		
	C	1.8 V, I <sub>Load</sub> = 3 mA		—	—	0.5		
5	D	Output low current Max total I <sub>OL</sub> for all ports	I <sub>OLT</sub>		—	—	100	mA
6	P	Input high voltage all digital inputs	V <sub>IH</sub>	V <sub>DD</sub> > 2.7 V	0.70 x V <sub>DD</sub>	—	—	V
	C			V <sub>DD</sub> > 1.8 V	0.85 x V <sub>DD</sub>	—	—	
7	P	Input low voltage all digital inputs	V <sub>IL</sub>	V <sub>DD</sub> > 2.7 V	—	—	0.35 x V <sub>DD</sub>	
	C			V <sub>DD</sub> >1.8 V	—	—	0.30 x V <sub>DD</sub>	
8	C	Input hysteresis all digital inputs	V <sub>hys</sub>		0.06 x V <sub>DD</sub>	—	—	mV
9	P	Input leakage current all input only pins (Per pin)	I <sub>In</sub>	V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>	—	—	1	μA
10	P	Hi-Z (off-state) leakage current all input/output (per pin)	I <sub>OZ</sub>	V <sub>In</sub> = V <sub>DD</sub> or V <sub>SS</sub>	—	—	1	μA
11	P	Pull-up resistors all digital inputs, when enabled	R <sub>PU</sub>		17.5	—	52.5	kΩ




Figure 4. Pull-up and Pull-down Typical Resistor Values




Figure 5. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)




Figure 6. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)




Figure 7. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 8. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

### 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 9. Supply Current Characteristics

Num	C	Parameter	Symbol	Bus Freq	$V_{DD}$ (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)
1	P	Run supply current FEI mode, all modules on	$R_{I_{DD}}$	25.165 MHz	3	32	35	mA	-40 to 25
	P					32	35		85
	T					28.0	—		-40 to 85
	T					13.2	—		
	T					2.4	—		
2	C	Run supply current FEI mode, all modules off	$R_{I_{DD}}$	25.165 MHz	3	28.1	29.6	mA	-40 to 85
	T			20 MHz		22.9	—		
	T			8 MHz		11.3	—		
	T			1 MHz		2.0	—		



<sup>1</sup> Not available in stop2 mode.




Figure 9. Typical Run  $I_{DD}$  for FBE and FEI,  $I_{DD}$  vs.  $V_{DD}$   
(ADC off, All Other Modules Enabled)

### 3.8 External Oscillator (XOSC) Characteristics

Reference Figure 10 and Figure 11 for crystal or resonator circuits.

**Table 11. XOSC and ICS Specifications (Temperature Range = -40 to 85°C Ambient)**

Num	C	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	C	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)					
		Low range (RANGE = 0)	$f_{lo}$	32	—	38.4	kHz
		High range (RANGE = 1), high gain (HGO = 1)	$f_{hi}$	1	—	16	MHz
		High range (RANGE = 1), low power (HGO = 0)	$f_{hi}$	1	—	8	MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	$C_1, C_2$	See Note <sup>2</sup> See Note <sup>3</sup>			
3	D	Feedback resistor	$R_F$				
		Low range, low power (RANGE=0, HGO=0) <sup>2</sup>		—	—	—	MΩ
		Low range, High Gain (RANGE=0, HGO=1)		—	10	—	
		High range (RANGE=1, HGO=X)		—	1	—	
4	D	Series resistor —	$R_S$				kΩ
		Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup>		—	—	—	
		Low range, high gain (RANGE = 0, HGO = 1)		—	0	—	
		High range, low power (RANGE = 1, HGO = 0)		—	100	—	
		High range, high gain (RANGE = 1, HGO = 1)					
		≥ 8 MHz		—	0	0	
		4 MHz		—	0	10	
		1 MHz		—	0	20	
5	C	Crystal start-up time <sup>4</sup>					ms
		Low range, low power	$t_{CSTL}$	—	200	—	
		Low range, high power		—	400	—	
		High range, low power	$t_{CSTH}$	—	5	—	
		High range, high power		—	15	—	
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)					
		FEE or FBE mode	$f_{extal}$	0.03125	—	40.0	MHz
		FBELP mode		0	—	50.33	MHz

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

<sup>2</sup> Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE=HGO=0.

<sup>3</sup> See crystal or resonator manufacturer's recommendation.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.




Figure 10. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 11. Typical Crystal or Resonator Circuit: Low Range/Low Gain

### 3.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	C	Characteristic		Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	P	Average internal reference frequency — factory trimmed at $V_{DD} = 3.6$ V and temperature = 25°C		$f_{int\_ft}$	—	32.768	—	kHz
2	P	Internal reference frequency — user trimmed		$f_{int\_ut}$	31.25	—	39.06	kHz
3	T	Internal reference start-up time		$t_{IRST}$	—	60	100	μs
4	P	DCO output frequency range — trimmed <sup>2</sup>	Low range (DRS=00)	$f_{dco\_u}$	16	—	20	MHz
	P		Mid range (DRS=01)		32	—	40	
	P		High range (DRS=10)		48	—	60	
5	P	DCO output frequency <sup>2</sup> Reference = 32768 Hz and DMX32 = 1	Low range (DRS=00)	$f_{dco\_DMX32}$	—	19.92	—	MHz
	P		Mid range (DRS=01)		—	39.85	—	
	P		High range (DRS=10)		—	59.77	—	
6	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco\_res\_t}$	—	± 0.1	± 0.2	% $f_{dco}$
7	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)		$\Delta f_{dco\_res\_t}$	—	± 0.2	± 0.4	% $f_{dco}$




Figure 13. Deviation of DCO Output Across  $V_{DD}$  at 25°C

## 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 3.10.1 Control Timing

Table 13. Control Timing

Num	C	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	D	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ ) $V_{DD} \geq 1.8V$ $V_{DD} > 2.1V$ $V_{DD} > 2.4V$	$f_{Bus}$	dc	— — —	10 20 25.165	MHz
2	D	Internal low power oscillator period	$t_{LPO}$	700	—	1300	$\mu s$
3	D	External reset pulse width <sup>2</sup>	$t_{extrst}$	100	—	—	ns
4	D	Reset low drive	$t_{rstdrv}$	$34 \times t_{cyc}$	—	—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	$t_{MSSU}$	500	—	—	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	$t_{MSH}$	100	—	—	$\mu s$

Table 13. Control Timing (continued)

Num	C	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	$t_{\text{ILIH}}, t_{\text{IHIL}}$	100 $2 \times t_{\text{cyc}}$	— —	— —	ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	$t_{\text{ILIH}}, t_{\text{IHIL}}$	100 $2 \times t_{\text{cyc}}$	— —	— —	ns
9	C	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>5</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	$t_{\text{Rise}}, t_{\text{Fall}}$	— —	8 31	— —	ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	$t_{\text{Rise}}, t_{\text{Fall}}$	— —	7 24	— —	ns
10		Voltage regulator recovery time	$t_{\text{VRR}}$	—	4	—	μs

<sup>1</sup> Typical values are based on characterization data at  $V_{\text{DD}} = 3.0\text{V}$ ,  $25^\circ\text{C}$  unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset or interrupt pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

<sup>3</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{\text{MSH}}$  after  $V_{\text{DD}}$  rises above  $V_{\text{LVD}}$ .

<sup>4</sup> This is the minimum assertion time in which the interrupt **may** be recognized. The correct protocol is to assert the interrupt request until it is explicitly negated by the interrupt service routine.

<sup>5</sup> Timing is shown with respect to 20%  $V_{\text{DD}}$  and 80%  $V_{\text{DD}}$  levels. Temperature range  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .




Figure 14. Reset Timing






Figure 15.  $\overline{\text{IRQ}}/\text{KBIPx}$  Timing



## NOTES:

1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI Master Timing (CPHA = 0)



## NOTES:

1.  $\overline{SS}$  output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 19. SPI Master Timing (CPHA = 1)

### 3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

C	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	$V_{DD}$	1.80	—	3.6	V
C	Supply current (active)	$I_{DDAC}$	—	20	35	$\mu A$
D	Analog input voltage	$V_{AIN}$	$V_{SS} - 0.3$	—	$V_{DD}$	V
C	Analog input offset voltage	$V_{AIO}$		20	40	mV
C	Analog comparator hysteresis	$V_H$	3.0	9.0	15.0	mV
P	Analog input leakage current	$I_{ALKG}$	—	—	1.0	$\mu A$
C	Analog comparator initialization delay	$t_{AINIT}$	—	—	1.0	$\mu s$

### 3.12 ADC Characteristics

Table 17. 12-bit ADC Operating Conditions

C	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
D	Supply voltage	Absolute	$V_{DDAD}$	1.8	—	3.6	V	
		Delta to $V_{DD}$ ( $V_{DD} - V_{DDAD}$ ) <sup>2</sup>	$\Delta V_{DDAD}$	-100	0	+100	mV	
D	Ground voltage	Delta to $V_{SS}$ ( $V_{SS} - V_{SSAD}$ ) <sup>2</sup>	$\Delta V_{SSAD}$	-100	0	+100	mV	
D	Ref Voltage High		$V_{REFH}$	1.8	$V_{DDAD}$	$V_{DDAD}$	V	
D	Ref Voltage Low		$V_{REFL}$	$V_{SSAD}$	$V_{SSAD}$	$V_{SSAD}$	V	
D	Input Voltage		$V_{ADIN}$	$V_{REFL}$	—	$V_{REFH}$	V	
C	Input Capacitance		$C_{ADIN}$	—	4.5	5.5	pF	
C	Input Resistance		$R_{ADIN}$	—	5	7	k $\Omega$	
C	Analog Source Resistance	12 bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$	$R_{AS}$	— —	— —	2 5	k $\Omega$	External to MCU
		10 bit mode $f_{ADCK} > 4\text{MHz}$ $f_{ADCK} < 4\text{MHz}$		— —	— —	5 10		
		8 bit mode (all valid $f_{ADCK}$ )		—	—	10		
D	ADC Conversion Clock Freq.	High Speed (ADLPC=0)	$f_{ADCK}$	0.4	—	8.0	MHz	
		Low Power (ADLPC=1)		0.4	—	4.0		

<sup>1</sup> Typical values assume  $V_{DDAD} = 3.0\text{V}$ , Temp = 25°C,  $f_{ADCK} = 1.0\text{MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.

## 3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section of the *MCF51QE128 Reference Manual*.

**Table 19. Flash Characteristics**

C	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase -40°C to 85°C	$V_{\text{prog/erase}}$	1.8		3.6	V
D	Supply voltage for read operation	$V_{\text{Read}}$	1.8		3.6	V
D	Internal FCLK frequency <sup>1</sup>	$f_{\text{FCLK}}$	150		200	kHz
D	Internal FCLK period (1/FCLK)	$t_{\text{Fcyc}}$	5		6.67	μs
P	Longword program time (random location) <sup>(2)</sup>	$t_{\text{prog}}$	9			$t_{\text{Fcyc}}$
P	Longword program time (burst mode) <sup>(2)</sup>	$t_{\text{Burst}}$	4			$t_{\text{Fcyc}}$
P	Page erase time <sup>2</sup>	$t_{\text{Page}}$	4000			$t_{\text{Fcyc}}$
P	Mass erase time <sup>(2)</sup>	$t_{\text{Mass}}$	20,000			$t_{\text{Fcyc}}$
	Longword program current <sup>3</sup>	$R_{\text{IDDBP}}$	—	9.7	—	mA
	Page erase current <sup>3</sup>	$R_{\text{IDDPE}}$	—	7.6	—	mA
C	Program/erase endurance <sup>4</sup> $T_L$ to $T_H$ = -40°C to + 85°C $T$ = 25°C		10,000 —	— 100,000	— —	cycles
C	Data retention <sup>5</sup>	$t_{\text{D\_ret}}$	15	100	—	years

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> The program and erase currents are additional to the standard run  $I_{DD}$ . These values are measured at room temperatures with  $V_{DD}$  = 3.0 V, bus frequency = 4.0 MHz.

<sup>4</sup> **Typical endurance for flash** was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>5</sup> **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.



## 4 Ordering Information

This section contains ordering information for MCF51QE128MCF51QE96, and MCF51QE64 devices.

**Table 20. Ordering Information**

Freescale Part Number <sup>1</sup>	Memory		Temperature range (°C)	Package <sup>2</sup>
	Flash	RAM		
MCF51QE128CLK	128K	8K	-40 to +85	80 LQFP
MCF51QE128CLH	128K	8K	-40 to +85	64 LQFP
MCF51QE96CLK	96K	8K	-40 to +85	80 LQFP
MCF51QE96CLH			-40 to +85	64 LQFP
MCF51QE64CLH	64K	8K	-40 to +85	64 LQFP
MCF51QE32CLH	32K	8K	-40 to +85	64 LQFP
MCF51QE32LH	32K	8K	0 to +70	64 LQFP

<sup>1</sup> See the reference manual, *MCF51QE128RM*, for a complete description of modules included on each device.

<sup>2</sup> See [Table 21](#) for package information.

## 5 Package Information


The below table details the various packages available.

**Table 21. Package Descriptions**

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
80	Low Quad Flat Package	LQFP	LK	917A	98ASS23237W
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W

### 5.1 Mechanical Drawings

The following pages are mechanical drawings for the packages described in [Table 21](#). For the latest available drawings please visit our web site (<http://www.freescale.com>) and enter the package's document number into the keyword search box.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE: 64LD LQFP, 10 X 10 X 1.4 PKG, 0.5 PITCH, CASE OUTLINE	DOCUMENT NO: 98ASS23234W		REV: D
	CASE NUMBER: 840F-02		06 APR 2005
	STANDARD: JEDEC MS-026 BCD		

Figure 25. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 2 of 3

## 6 Product Documentation

Find the most current versions of all documents at: <http://www.freescale.com>

### Reference Manual (MCF51QE128RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

## 7 Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web are the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://www.freescale.com>

The following revision history table summarizes changes contained in this document.

**Table 22. Revision History**

Revision	Date	Description of Changes
3	25 Jun 2007	<p><b>Table 8:</b> Changed Condition entires in specs #6 (<math>V_{IH}</math>) and #7 (<math>V_{IL}</math>) from <math>V_{DD} \geq 1.8V</math> to <math>V_{DD} &gt; 2.7V</math> and <math>V_{DD} \leq 1.8V</math> to <math>V_{DD} &gt; 1.8V</math>.</p> <p><b>Table 8:</b> Changed <math>V_{DD}</math> rising and <math>V_{DD}</math> falling min/typ/max specs in row #19 (Low-voltage warning threshold—high range) from 2.35, 2.40, and 2.50 to 2.36, 2.46, and 2.56 respectively.</p>
4	17 Sep 2007	<p>Added information about the MCF51QE32 device.</p> <p>Changed the SRAM size for the MCF51QE64 device (was 4 Kbytes, is 8 Kbytes).</p> <p>Corrected the number of ADC channels for the MCF51QE64 device (was 22, is 20).</p> <p>Corrected the number of ADC channels for the 64-pin package of the MCF51QE64 device (was 22, is 20).</p>
		Changed ACMP electricals, $V_{AIO}$ specification's test category from P to C.
5	28 May 2008	<p>Updated the tables <b>Thermal Characteristics</b>, <b>DC Characteristics</b>, <b>Supply Current Characteristics</b>, <b>XOSC and ICS Specifications (Temperature Range = -40 to 85°C Ambient)</b>, <b>ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)</b>, <b>Control Timing</b>, and <b>Analog Comparator Electrical Specifications</b>, <b>12-bit ADC Characteristics (VREFH = VDDAD, VREFL = VSSAD)</b></p> <p>Updated the figures <b>Typical Run IDD for FBE and FEI, IDD vs. VDD (ACMP and ADC off, All Other Modules Enabled)</b>, <b>Deviation of DCO Output from Trimmed Frequency (50.33 MHz, 3.0 V)</b>, and <b>Deviation of DCO Output from Trimmed Frequency (50.33 MHz, 25°C)</b></p>
6	24 Jun 2008	<p>Updated the table <b>Thermal Characteristics</b></p> <p>Updated the row corresponding to Num 18 in the table <b>DC Characteristics</b></p> <p>Updated the tables <b>MCF51QE128 Series Features by MCU and Package</b>, <b>DC Characteristics</b>, <b>Supply Current Characteristics</b>, <b>Thermal Characteristics</b>, <b>Control Timing</b>, and <b>Ordering Information</b></p> <p>Updated the figures <b>Typical Run IDD for FBE and FEI, IDD vs. VDD (ADC off, All Other Modules Enabled)</b>, <b>Deviation of DCO Output Across Temperature at VDD = 3.0 V</b>, and <b>Deviation of DCO Output Across VDD at 25°C</b></p>
7	14 Oct 2008	<p>Updated the Stop2 and Stop3 mode supply current in the Supply Current Characteristics table.</p> <p>Replaced the stop mode adders section from the Supply Current Characteristics with its own Stop Mode Adders table with new specifications.</p>



## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### E-mail:

[support@freescale.com](mailto:support@freescale.com)

### USA/Europe or Locations Not Listed:

Freescale Semiconductor  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Document Number: MCF51QE128

Rev. 7

10/2008

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.