



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I ² C, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	70
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf51qe96clk






Figure 1. MCF51QE128 Series Block Diagram



Table 2. MCF51QE128 Series Pin Assignment by Package and Pin Sharing Priority

	in nber	Lowest		Priority	→	Highest
80	64	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	PTD1	KBI2P1	MOSI2		
2	2	PTD0	KBI2P0	SPSCK2		
3	3	PTH7	SDA2			
4	4	PTH6	SCL2			
5	_	PTH5				
6	_	PTH4				
7	5	PTE7	RGPI07	TPM3CLK		
8	6					V_{DD}
9	7					V_{DDAD}
10	8					V_{REFH}
11	9					V_{REFL}
12	10					V _{SSAD}
13	11					V_{SS}
14	12	PTB7	SCL1			EXTAL
15	13	PTB6	SDA1			XTAL
16	_	PTH3				
17	_	PTH2				
18	14	PTH1				
19	15	PTH0				
20	16	PTE6	RGPIO6			
21	17	PTE5	RGPIO5			
22	18	PTB5	TPM1CH1	SS1		
23	19	PTB4	TPM2CH1	MISO1		
24	20	PTC3	RGPIO11	ТРМ3СН3		
25	21	PTC2	RGPIO10	TPM3CH2		
26	22	PTD7	KBI2P7			
27	23	PTD6	KBI2P6			
28	24	PTD5	KBI2P5			
29	_	PTJ7				
30	_	PTJ6				
31	_	PTJ5				
32	_	PTJ4				
33	25	PTC1	RGPIO9	TPM3CH1		
34	26	PTC0	RGPIO8	TPM3CH0		
35	27	PTF7				ADP17
36	28	PTF6				ADP16
37	29	PTF5				ADP15
38	30	PTF4				ADP14
39	31	PTB3	KBI1P7	MOSI1 ¹		ADP7
40	32	PTB2	KBI1P6	SPSCK1		ADP6



Table 4. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to +3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	± 25	mA
Storage temperature range	T _{stg}	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{\text{I/O}}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 5. Thermal Characteristics

Rating	Symbol	Value	Unit			
Operating temperature range (packaged):						
MCF51QE64, MCF51QE96, and MCF51QE128:	т	-40 to 85	°C			
MCF51QE32:	T _A	0 to 70	O			
Maximum junction temperature	T_JM	95	°C			
Thermal resistance Single-layer board						
64-pin LQFP	0	69	°C/W			
80-pin LQFP	$\theta_{\sf JA}$	60	C/VV			
Thermal resistance Four-layer board						
64-pin LQFP	0	50	°C/W			
80-pin LQFP	$\theta_{\sf JA}$	47	² C/VV			

 $^{^2}$ $\,$ All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



The average chip-junction temperature (T_I) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_{D} = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 6. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
	Number of pulses per pin	_	3	1500 Ω 100 pF
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	_	3	
Latch-up	Minimum input voltage limit		- 2.5	V
Lateri-up	Maximum input voltage limit		7.5	V

13



Table 8. DC Characteristics (continued)

Num	С	Ch	aracteristic	Symbol	Condition	Min	Typ ¹	Max	Unit
		DC injection	Single pin limit			-0.2	_	0.2	mA
12	12 D	current 3, 4, 5	Total MCU limit, includes sum of all stressed pins		$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	_	5	mA
13	С	Input Capacitano	e, all pins	C _{In}		_	_	8	pF
14	С	RAM retention vo	oltage	V_{RAM}		_	0.6	1.0	V
15	С	POR re-arm volta	age ⁶	V _{POR}		0.9	1.4	1.79	V
16	D	POR re-arm time)	t _{POR}		10	_	_	μS
17	Р	Low-voltage dete high range ⁷	ection threshold —	V _{LVDH} ⁸	V _{DD} falling V _{DD} rising	2.11 2.16	2.16 2.21	2.22 2.27	V
18	Р	Low-voltage determined low range ⁷	ection threshold —	V _{LVDL}	V _{DD} falling V _{DD} rising	1.80 1.86	1.82 1.90	1.91 1.99	V
19	Р	Low-voltage war high range ⁷	ning threshold —	V_{LVWH}	V _{DD} falling V _{DD} rising	2.36 2.36	2.46 2.46	2.56 2.56	V
20	Р	Low-voltage war	ning threshold —	V _{LVWL}	V _{DD} falling V _{DD} rising	2.11 2.16	2.16 2.21	2.22 2.27	V
21	С	Low-voltage inhil hysteresis ⁷	bit reset/recover	V _{hys}		_	50	_	mV
22	Р	Bandgap Voltage	e Reference ⁹	V_{BG}		1.15	1.17	1.18	V

¹ Typical values are measured at 25°C. Characterized, not tested

² As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL}.

 $^{^3}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

⁴ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).


⁶ Maximum is highest voltage that POR is guaranteed.

⁷ Low voltage detection and warning limits measured at 1 MHz bus frequency.

⁸ Run at 1 MHz bus frequency

⁹ Factory trimmed at $V_{DD} = 3.0 \text{ V}$, Temp = 25°C









Figure 4. Pull-up and Pull-down Typical Resistor Values







Figure 5. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)






Figure 6. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)






Figure 7. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)




Figure 8. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 9. Supply Current Characteristics

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)
	P Run supply current			25.165 MHz		32	35		-40 to 25
	Р	FEI mode, all modules on				32	35		85
1	Т		RI _{DD}	20 MHz	3	28.0	_	mA	
	Т			8 MHz		13.2	_		-40 to 85
	Т			1 MHz		2.4	_		
	С	Run supply current		25.165 MHz		28.1	29.6		
2	Т	FEI mode, all modules off	RI _{DD}	20 MHz	3	22.9	_	mA	-40 to 85
2	Т		INDD	8 MHz	3	11.3	_	IIIA	-1 0 10 03
	Т			1 MHz		2.0	_		



Table 9. Supply Current Characteristics (continued)

Num	С	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)																													
3	Т	Run supply current LPS=0, all modules off	RI _{DD}	16 kHz FBILP	3	203	_	μА	-40 to 85																													
3	Т		טטייי	16 kHz FBELP	3	154	_	μΛ	-40 to 65																													
4	Т	Run supply current LPS=1, all modules off, running from Flash	RI _{DD}	16 kHz FBELP	3	50	_	μА	-40 to 85																													
	С	Wait mode supply current	WI _{DD}	25.165 MHz		11	13.7		40 to 85																													
5	Т	FEI mode, all modules off		20 MHz	3	4.57	_	mA																														
5	Т			8 MHz		2	_	IIIA																														
	Т			1 MHz		0.73	_																															
	Р	Stop2 mode supply current	S2I _{DD}	n/a -		0.6	0.8		-40 to 25																													
	С				3	3.0	11	μΑ	70																													
6	Р					8.0	20		85																													
O	С					0.6	0.8		-40 to 25																													
	С																																		2	2.5	10	
3 4 5 7 Data in	С					6.0	12		85																													
	Р	Stop3 mode supply current				0.8	1.3		-40 to 25																													
	С	No clocks active			3	6.0	18		70																													
7	Р		S3I _{DD}	n/a		18.0	28	μΑ	85																													
,	С		DD	11/4		0.8	1.3	μΛ	-40 to 25																													
	С				2	5.0	16		70																													
	С					12.0	20		85																													

Table 10. Stop Mode Adders

Ni		B	Condition			l luite		
Num	С	Parameter	Condition	-40	25	70	85	Units
1	Т	LPO		50	75	100	150	nA
2	Т	ERREFSTEN	RANGE = HGO = 0	1000	1000	1100	1500	nA
3	Т	IREFSTEN ¹		63	70	77	81	uA
4	Т	RTC	does not include clock source current	50	75	100	150	nA
5	Т	LVD ¹	LVDSE = 1	90	100	110	115	uA
6	Т	ACMP ¹	not using the bandgap (BGBE = 0)	18	20	22	23	uA
7	Т	ADC ¹	ADLPC = ADLSMP = 1 not using the bandgap (BGBE = 0)	95	106	114	120	uA

MCF51QE128 Series Data Sheet, Rev. 7



¹ Not available in stop2 mode.




Figure 9. Typical Run I_{DD} for FBE and FEI, I_{DD} vs. V_{DD} (ADC off, All Other Modules Enabled)






Figure 13. Deviation of DCO Output Across V_{DD} at 25°C

3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

3.10.1 Control Timing

Table 13. Control Timing

Num	С	Rating	Symbol	Min	Typ ¹	Max	Unit
1	D	Bus frequency ($t_{cyc} = 1/f_{Bus}$) $V_{DD} \ge 1.8V$ $V_{DD} > 2.1V$ $V_{DD} > 2.4V$	f _{Bus}	dc	_ _ _	10 20 25.165	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	_	1300	μS
3	D	External reset pulse width ²	t _{extrst}	100	_	_	ns
4	D	Reset low drive	t _{rstdrv}	34 x t _{cyc}	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t _{MSH}	100	_	_	μS

MCF51QE128 Series Data Sheet, Rev. 7




3.10.3 SPI Timing

Table 15 and Figure 18 through Figure 21 describe the timing requirements for the SPI system.

Table 15. SPI Timing

	_	T	 	1		
No.	С	Function	Symbol	Min	Max	Unit
_	D	Operating frequency Master Slave	f _{op}	f _{Bus} /2048	f _{Bus} /2 f _{Bus} /4	Hz Hz
1	D	SPSCK period Master Slave	t _{SPSCK}	2 4	2048 —	t _{cyc} t _{cyc}
2	D	Enable lead time Master Slave	t _{Lead}	1/2 1		t _{SPSCK}
3	D	Enable lag time Master Slave	t _{Lag}	1/2 1		t _{SPSCK}
4	D	Clock (SPSCK) high or low time Master Slave	twspsck	t _{cyc} - 30 t _{cyc} - 30	1024 t _{cyc}	ns ns
5	D	Data setup time (inputs) Master Slave	t _{SU}	15 15	=	ns ns
6	D	Data hold time (inputs) Master Slave	t _{HI}	0 25		ns ns
7	D	Slave access time	t _a	_	1	t _{cyc}
8	D	Slave MISO disable time	t _{dis}	_	1	t _{cyc}
9	D	Data valid (after SPSCK edge) Master Slave	t _V	_	25 25	ns ns
10	D	Data hold time (outputs) Master Slave	t _{HO}	0 0	=	ns ns
11	D	Rise time Input Output	t _{RI}	_	t _{cyc} – 25 25	ns ns
12	D	Fall time Input Output	t _{FI}	_	t _{cyc} – 25 25	ns ns






NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI Master Timing (CPHA = 0)




NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 19. SPI Master Timing (CPHA =1)





1. Not defined but normally MSB of character just received

Figure 20. SPI Slave Timing (CPHA = 0)



NOTE:

1. Not defined but normally LSB of character just received

Figure 21. SPI Slave Timing (CPHA = 1)

MCF51QE128 Series Data Sheet, Rev. 7



3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V_{DD}	1.80	_	3.6	V
С	Supply current (active)	I _{DDAC}	_	20	35	μΑ
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3		V_{DD}	V
С	Analog input offset voltage	V_{AIO}		20	40	mV
С	Analog comparator hysteresis	V_{H}	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	_	_	1.0	μА
С	Analog comparator initialization delay	t _{AINIT}	_	_	1.0	μS

3.12 ADC Characteristics

Table 17. 12-bit ADC Operating Conditions

С	Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
D	Supply voltage	Absolute	V_{DDAD}	1.8	_	3.6	V	
		Delta to V _{DD} (V _{DD} -V _{DDAD}) ²	ΔV_{DDAD}	-100	0	+100	mV	
D	Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSAD}) ²	ΔV_{SSAD}	-100	0	+100	mV	
D	Ref Voltage High		V _{REFH}	1.8	V_{DDAD}	V_{DDAD}	V	
D	Ref Voltage Low		V_{REFL}	V _{SSAD}	V _{SSAD}	V _{SSAD}	V	
D	Input Voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
С	Input Capacitance		C _{ADIN}	_	4.5	5.5	pF	
С	Input Resistance		R _{ADIN}	_	5	7	kΩ	
	Analog Source Resistance	12 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}	_		2 5		External to MCU
С		10 bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz				5 10	kΩ	
		8 bit mode (all valid f _{ADCK})		_	_	10		
D	ADC Conversion Clock Freq.	High Speed (ADLPC=0)	f _{ADCK}	0.4	_	8.0	MHz	
		Low Power (ADLPC=1)		0.4	_	4.0	IVII IZ	

Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.



Table 18. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment	
	Short Sample (ADLSMP=0)	Р	t _{ADC}	_	20	_	ADCK	See the ADC	
(Including sample time)	Long Sample (ADLSMP=1)	С		_	40	_	cycles	chapter in the MCF51QE128	
Sample Time	Short Sample (ADLSMP=0)	Р	t _{ADS}	_	3.5	_	ADCK	Reference Manual for conversion time	
	Long Sample (ADLSMP=1)	С		_	23.5	_	cycles	variances	
Total Unadjusted	12 bit mode	Т	_ ±1 ±2.5	_	±3.0	_	LSB ²	Includes Quantization	
Error	10 bit mode	Р		_	±1	±2.5	1		
	8 bit mode	Т							
Differential	12 bit mode	Т	DNL	_	±1.75	_	LSB ²		
Non-Linearity	10 bit mode ³	Р		_	±0.5	±1.0	1		
	8 bit mode ³	Т	-	_	±0.3	±0.5			
Integral	12 bit mode	Т	INL	_	±1.5	_	LSB ²		
Non-Linearity	10 bit mode	Т		_	±0.5	±1.0	1		
	8 bit mode	Т	-	_	±0.3	±0.5			
Zero-Scale Error	12 bit mode	Т	E _{ZS}	_	±1.5	_	LSB ²	V _{ADIN} = V _{SSAD}	
	10 bit mode	Р		_	±0.5	±1.5			
	8 bit mode	Т		_	±0.5	±0.5	1		
Full-Scale Error	12 bit mode	Т	E _{FS}	_	±1.0	_	LSB ²	$V_{ADIN} = V_{DDAD}$	
	10 bit mode	Р		_	±0.5	±1	1		
	8 bit mode	Т		_	±0.5	±0.5	1		
Quantization	12 bit mode	D	EQ	_	-1 to 0	_	LSB ²		
Error	10 bit mode			_	_	±0.5	1		
	8 bit mode			_	_	±0.5			
Input Leakage	12 bit mode	D	E _{IL}	_	±2	_	LSB ²	Pad leakage ⁴ * R _{AS}	
Error	10 bit mode			_	±0.2	±4			
	8 bit mode			_	±0.1	±1.2			
Temp Sensor	-40°C to 25°C	D	m	_	1.646	_	mV/°C		
Slope	25°C to 85°C			_	1.769	_			
Temp Sensor Voltage	25°C	D	V _{TEMP25}	_	701.2	_	mV		

Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

LSB = (V_{REFH} - V_{REFL})/2^N
 Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.



3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section of the MCF51QE128 Reference Manual.

Table 19. Flash Characteristics

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase -40°C to 85°C	V _{prog/erase}	1.8		3.6	V
D	Supply voltage for read operation	V _{Read}	1.8		3.6	V
D	Internal FCLK frequency ¹	f _{FCLK}	150		200	kHz
D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5		6.67	μS
Р	Longword program time (random location) ⁽²⁾	t _{prog}	9			t _{Fcyc}
Р	Longword program time (burst mode) ⁽²⁾	t _{Burst}	4			t _{Fcyc}
Р	Page erase time ²	t _{Page}	4000			t _{Fcyc}
Р	Mass erase time ⁽²⁾	t _{Mass}	20,000			t _{Fcyc}
	Longword program current ³	R _{IDDBP}	_	9.7	_	mA
	Page erase current ³	R _{IDDPE}	_	7.6	_	mA
С	Program/erase endurance ⁴ T_L to $T_H = -40^{\circ}C$ to + 85°C $T = 25^{\circ}C$		10,000 —	— 100,000	_ _	cycles
С	Data retention ⁵	t _{D_ret}	15	100	_	years

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0 \text{ V}$, bus frequency = 4.0 MHz.

Typical endurance for flash was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, Typical Data Retention for Nonvolatile Memory.

31



4 Ordering Information

This section contains ordering information for MCF51QE128MCF51QE96, and MCF51QE64 devices.

Table 20. Ordering Information

Freescale Part Number ¹	Men	nory	Tomporatura rango (°C)	Package ²	
Freescale Part Number	Flash	RAM	Temperature range (°C)		
MCF51QE128CLK	128K	8K	-40 to +85	80 LQFP	
MCF51QE128CLH	128K	8K	-40 to +85	64 LQFP	
MCF51QE96CLK	96K	8K	-40 to +85	80 LQFP	
MCF51QE96CLH	901		-40 to +85	64 LQFP	
MCF51QE64CLH	64K	8K	-40 to +85	64 LQFP	
MCF51QE32CLH	32K	8K	-40 to +85	64 LQFP	
MCF51QE32LH	32K	8K	0 to +70	64 LQFP	

¹ See the reference manual, MCF51QE128RM, for a complete description of modules included on each device.

5 Package Information

The below table details the various packages available.

Table 21. Package Descriptions

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
80	Low Quad Flat Package	LQFP	LK	917A	98ASS23237W
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W

5.1 Mechanical Drawings


The following pages are mechanical drawings for the packages described in Table 21. For the latest available drawings please visit our web site (http://www.freescale.com) and enter the package's document number into the keyword search box.


MCF51QE128 Series Data Sheet, Rev. 7


² See Table 21 for package information.




Package Information








DATE 09/21/95 CASE 917A-02 ISSUE C





SECTION AB-AB ROTATED 90 ° CLOCKWISE

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
 - Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT
- THE BOTTOM OF THE PARTING LINE.
 DATUMS -L-, -M- AND -N- TO BE DETERMINED
 AT DATUM PLANE -H-.
- DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -T-.
 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD
- PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.460 (0.018) MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 (0.003).

	MILLIN	IETERS	INCHES		
DIM	DIM MIN MAX		MIN	MAX	
Α	14.00	BSC	0.551 BSC		
A1	7.00	BSC	0.276 BSC		
В	14.00	BSC	0.551 BSC		
B1	7.00	BSC	0.276 BSC		
С		1.60		0.063	
C1	0.04	0.24	0.002	0.009	
C2	1.30	1.50	0.051	0.059	
D	0.22	0.38	0.009	0.015	
E	0.40	0.75	0.016	0.030	
F	0.17 0.33		0.007 0.013		
G	0.65 BSC		0.026 BSC		
J	0.09 0.27		0.004	0.011	
K	0.50 REF		0.020 REF		
Р	0.325	BSC	0.013 REF		
R1	0.10	0.20	0.004 0.008		
S	16.00	BSC	0.630 BSC		
S1	8.00	BSC	0.315 BSC		
U	0.09	0.16	0.004 0.006		
٧	16.00	BSC	0.630 BSC		
V1	8.00 BSC		0.315 BSC		
W	0.20 REF		0.008 REF		
Z	1.00 REF		0.039 REF		
0	0 °	10°	0 °	10°	
01	0°		0°		
02	9° 14°		9°	14°	

Figure 23. 80-pin LQFP Package Drawing (Case 917A, Doc #98ASS23237W)



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- A. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.




Figure 26. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 3 of 3

MCF51QE128 Series Data Sheet, Rev. 7





MCF51QE128 Series Data Sheet, Rev. 7

Freescale Semiconductor 37