



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 15x12b; D/A 3x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f334c8t7

List of tables

Table 1.	Device summary	2
Table 2.	STM32F334x4/6/8 family device features and peripheral counts	10
Table 3.	V _{DDA} ranges for analog peripherals	14
Table 4.	STM32F334x4/6/8 peripheral interconnect matrix	16
Table 5.	Timer feature comparison	22
Table 6.	Comparison of I ² C analog and digital filters	26
Table 7.	STM32F334x4/6/8 I ² C implementation	26
Table 8.	USART features	27
Table 9.	STM32F334x4/6/8 SPI implementation	27
Table 10.	Capacitive sensing GPIOs available on STM32F334x4/6/8 devices	29
Table 11.	No. of capacitive sensing channels available on STM32F334x4/6/8 devices	29
Table 12.	Legend/abbreviations used in the pinout table	33
Table 13.	STM32F334x4/6/8 pin definitions	33
Table 14.	Alternate functions	39
Table 15.	STM32F334x4/6/8 peripheral register boundary addresses	42
Table 16.	Voltage characteristics	47
Table 17.	Current characteristics	48
Table 18.	Thermal characteristics	48
Table 19.	General operating conditions	49
Table 20.	Operating conditions at power-up / power-down	50
Table 21.	Embedded reset and power control block characteristics	50
Table 22.	Programmable voltage detector characteristics	51
Table 23.	Embedded internal reference voltage	51
Table 24.	Internal reference voltage calibration values	52
Table 25.	Typical and maximum current consumption from V _{DD} supply at V _{DD} = 3.6V	53
Table 26.	Typical and maximum current consumption from the V _{DDA} supply	54
Table 27.	Typical and maximum V _{DD} consumption in Stop and Standby modes	54
Table 28.	Typical and maximum V _{DDA} consumption in Stop and Standby modes	55
Table 29.	Typical and maximum current consumption from V _{BAT} supply	55
Table 30.	Typical current consumption in Run mode, code with data processing running from Flash memory	57
Table 31.	Typical current consumption in Sleep mode, code running from Flash or RAM	58
Table 32.	Switching output I/O current consumption	60
Table 33.	Peripheral current consumption	61
Table 34.	Low-power mode wakeup timings	63
Table 35.	Wakeup time using USART	63
Table 36.	High-speed external user clock characteristics	64
Table 37.	Low-speed external user clock characteristics	64
Table 38.	HSE oscillator characteristics	65
Table 39.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	67
Table 40.	HSI oscillator characteristics	68
Table 41.	LSI oscillator characteristics	69
Table 42.	PLL characteristics	69
Table 43.	Flash memory characteristics	70
Table 44.	Flash memory endurance and data retention	70
Table 45.	EMS characteristics	71
Table 46.	EMI characteristics	71
Table 47.	ESD absolute maximum ratings	72

Table 48.	Electrical sensitivities	72
Table 49.	I/O current injection susceptibility	73
Table 50.	I/O static characteristics	73
Table 51.	Output voltage characteristics	76
Table 52.	I/O AC characteristics	77
Table 53.	NRST pin characteristics	78
Table 54.	HRTIM1 characteristics	79
Table 55.	HRTIM output response to fault protection	80
Table 56.	HRTIM output response to external events 1 to 5 (Low-Latency mode)	80
Table 57.	HRTIM output response to external events 1 to 10 (Synchronous mode)	81
Table 58.	HRTIM synchronization input / output	81
Table 59.	TIMx characteristics	82
Table 60.	IWDG min./max. timeout period at 40 kHz (LSI)	83
Table 61.	WWDG min./max. timeout value at 72 MHz (PCLK)	83
Table 62.	I ² C analog filter characteristics	84
Table 63.	SPI characteristics	84
Table 64.	ADC characteristics	86
Table 65.	Maximum ADC RAIN	88
Table 66.	ADC accuracy - limited test conditions	90
Table 67.	ADC accuracy	91
Table 68.	ADC accuracy at 1MSPS	93
Table 69.	DAC characteristics	94
Table 70.	Comparator characteristics	96
Table 71.	Operational amplifier characteristics	97
Table 72.	Temperature sensor (TS) characteristics	100
Table 73.	Temperature sensor (TS) calibration values	100
Table 74.	V _{BAT} monitoring characteristics	100
Table 75.	LQFP32 mechanical data	102
Table 76.	LQFP48 package mechanical data	105
Table 77.	LQFP64 package mechanical data	108
Table 78.	Package thermal characteristics	111
Table 79.	Ordering information scheme	113
Table 80.	Document revision history	114

3.14.3 General-purpose timers (TIM2, TIM3, TIM15, TIM16, TIM17)

There are up to three general-purpose timers embedded in the STM32F334x4/6/8 (see [Table 5](#) for differences), that can be synchronized. Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

- TIM2 and TIM3

They are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/down counter and 32-bit prescaler
- TIM3 has a 16-bit auto-reload up/down counter and 16-bit prescaler

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

- TIM15, 16 and 17

These three timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.14.4 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

3.14.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.14.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

Table 9. STM32F334x4/6/8 SPI implementation (continued)

SPI features ⁽¹⁾	SPI1
NSS pulse mode	X
TI mode	X

1. X = supported.

3.16.4 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.


3.17 Infrared transmitter

The STM32F334x4/6/8 devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.

Figure 3. Infrared transmitter



3.18 Touch sensing controller (TSC)

The STM32F334x4/6/8 devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 18 capacitive sensing channels distributed over 6 analog I/Os group.

Capacitive sensing technology is able to detect the presence of a finger near an electrode which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of

Table 12. Legend/abbreviations used in the pinout table

Name		Abbreviation	Definition
Pin name		Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type		S	Supply pin
		I	Input only pin
		I/O	Input / output pin
I/O structure		FT	5 V tolerant I/O
		FTf	5 V tolerant I/O, FM+ capable
		TTa	3.3 V tolerant I/O directly connected to ADC
		TT	3.3 V tolerant I/O
		TC	Standard 3.3 V I/O
		B	Dedicated BOOT0 pin
		RST	Bi-directional reset pin with embedded weak pull-up resistor
Notes		Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset	
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers	
	Additional functions	Functions directly selected/enabled through peripheral registers	

Table 13. STM32F334x4/6/8 pin definitions

Pin Number			Pin name (function after reset)	Pin type	I/O structure	Pin functions	
LQFP 32	LQFP 48	LQFP 64				Alternate functions	Additional functions
-	1	1	VBAT	S	-	Backup power supply	
-	2	2	PC13 ⁽¹⁾	I/O	TC	TIM1_CH1N	RTC_TAMP1/RTC_TS/ RTC_OUT/WKUP2
-	3	3	PC14 / OSC32_IN ⁽¹⁾	I/O	TC	-	OSC32_IN
-	4	4	PC15 / OSC32_OUT ⁽¹⁾	I/O	TC	-	OSC32_OUT
2	5	5	PF0 / OSC_IN	I/O	FT	TIM1_CH3N	OSC_IN
3	6	6	PF1 / OSC_OUT	I/O	FT	-	OSC_OUT
4	7	7	NRST	I/O	RST	Device reset input / internal reset output (active low)	

Table 13. STM32F334x4/6/8 pin definitions (continued)

Pin Number			Pin name (function after reset)	Pin type	I/O structure	Pin functions	
LQFP 32	LQFP 48	LQFP 64				Alternate functions	Additional functions
-	-	8	PC0	I/O	TTa	EVENTOUT, TIM1_CH1	ADC12_IN6
-	-	9	PC1	I/O	TTa	EVENTOUT, TIM1_CH2	ADC12_IN7
-	-	10	PC2	I/O	TTa	EVENTOUT, TIM1_CH3	ADC12_IN8
-	-	11	PC3	I/O	TTa	EVENTOUT, TIM1_CH4, TIM1_BKIN2	ADC12_IN9
-	8	12	VSSA/VREF-	S	-	Analog ground/Negative reference voltage	
5	9	13	VDDA/VREF+	S	-	Analog power supply/Positive reference voltage	
6	10	14	PA0	I/O	TTa	TIM2_CH1/ TIM2_ETR, TSC_G1_IO1, USART2_CTS, EVENTOUT	ADC1_IN1 ⁽²⁾ , RTC_TAMP2/WKUP1
7	11	15	PA1	I/O	TTa	TIM2_CH2, TSC_G1_IO2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC1_IN2 ⁽²⁾ , RTC_REFIN
8	12	16	PA2	I/O	TTa	TIM2_CH3, TSC_G1_IO3, USART2_TX, COMP2_OUT, TIM15_CH1, EVENTOUT	ADC1_IN3 ⁽²⁾ , COMP2_INM
9	13	17	PA3	I/O	TTa	TIM2_CH4, TSC_G1_IO4, USART2_RX, TIM15_CH2, EVENTOUT	ADC1_IN4 ⁽²⁾
-	-	18	VSS	S	-	-	-
-	-	19	VDD	S	-	-	-
10	14	20	PA4 ⁽³⁾	I/O	TTa	TIM3_CH2, TSC_G2_IO1, SPI1_NSS, USART2_CK, EVENTOUT	ADC2_IN1 ⁽²⁾ , DAC1_OUT1, COMP2_INM4, COMP4_INM4, COMP6_INM4
11	15	21	PA5 ⁽³⁾	I/O	TTa	TIM2_CH1/ TIM2_ETR, TSC_G2_IO2, SPI1_SCK, EVENTOUT	ADC2_IN2 ⁽²⁾ , DAC1_OUT2, OPAMP2_VINM
12	16	22	PA6 ⁽³⁾	I/O	TTa	TIM16_CH1, TIM3_CH1, TSC_G2_IO3, SPI1_MISO, TIM1_BKIN, OPAMP2_DIG, EVENTOUT	ADC2_IN3 ⁽²⁾ , DAC2_OUT1, OPAMP2_VOUT

Table 17. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all VDD_x power lines (source) ⁽¹⁾	140	mA
ΣI_{VSS}	Total current out of sum of all VSS_x ground lines (sink) ⁽¹⁾	-140	
I_{VDD}	Maximum current into each VDD_x power line (source) ⁽¹⁾	100	
I_{VSS}	Maximum current out of each VSS_x ground line (sink) ⁽¹⁾	100	
$I_{IO(PIN)}$	Output current sunk by any I/O and control pin	25	
	Output current source by any I/O and control pin	-25	
$\Sigma I_{IO(PIN)}$	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	80	
	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	-80	
$I_{INJ(PIN)}$	Injected current on TT, FT, FTf and B pins ⁽³⁾	-5 / +0	
	Injected current on TC and RST pin ⁽⁴⁾	±5	
	Injected current on TTa pins ⁽⁵⁾	±5	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) ⁽⁶⁾	±25	

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} and V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
3. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
4. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer to [Table 16: Voltage characteristics](#) for the maximum allowed input voltage values.
5. A positive injection is induced by $V_{IN} > V_{DDA}$ while a negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer also to [Table 16: Voltage characteristics](#) for the maximum allowed input voltage values. Negative injection disturbs the analog performance of the device. See note 2. below [Table 64](#).
6. When several inputs are submitted to a current injection, the maximum $\Sigma I_{INJ(PIN)}$ is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 18. Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	-65 to +150	°C
T_J	Maximum junction temperature	150	°C

Table 26. Typical and maximum current consumption from the V_{DDA} supply

Symbol	Parameter	Conditions (1)	f _{HCLK}	V _{DDA} = 2.4 V				V _{DDA} = 3.6 V				Unit
				Typ.	Max. @ T _A ⁽²⁾			Typ.	Max. @ T _A ⁽²⁾			
					25 °C	85 °C	105 °C		25 °C	85 °C	105 °C	
I _{DDA}	Supply current in Run/Sleep mode, code executing from Flash or RAM	HSE bypass	72 MHz	224	252 ⁽³⁾	265	269 ⁽³⁾	245	272 ⁽³⁾	288	295 ⁽³⁾	μA
			64 MHz	196	225	237	241	214	243	257	263	
			48 MHz	147	174	183	186	159	186	196	201	
			32 MHz	100	126	133	135	109	133	142	145	
			24 MHz	79	102	107	108	85	108	113	116	
			8 MHz	3	5	5	6	4	6	6	7	
			1 MHz	3	5	5	6	3	5	6	6	
		HSI clock	64 MHz	259	288	304	309	285	315	332	338	
			48 MHz	208	239	251	254	230	258	271	277	
			32 MHz	162	190	198	202	179	206	216	219	
			24 MHz	140	168	175	178	155	181	188	191	
			8 MHz	62	85	88	89	71	94	96	98	

1. Current consumption from the V_{DDA} supply is independent of whether the peripherals are on or off. Furthermore when the PLL is off, I_{DDA} is independent from the frequency.

2. Data based on characterization results, not tested in production.

3. Data based characterization results and tested in production with code executing from RAM.

Table 27. Typical and maximum V_{DD} consumption in Stop and Standby modes

Symbol	Parameter	Conditions	Typ. @ V_{DD} ($V_{DD}=V_{DDA}$)						Max. ⁽¹⁾			Unit
			2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	$T_A = 25\text{ °C}$	$T_A = 85\text{ °C}$	$T_A = 105\text{ °C}$	
I_{DD}	Supply current in Stop mode	Regulator in run mode, all oscillators OFF	17.5 1	17.6 8	17.8 4	18.1 7	18.5 7	19.3 9	30.6	232.5	612.2	μA
		Regulator in low-power mode, all oscillators OFF	6.44	6.51	6.60	6.73	6.96	7.20	20.0	246.4	585.0	
	Supply current in Standby mode	LSI ON and IWDG ON	0.73	0.89	1.02	1.14	1.28	1.44	-	-	-	
		LSI OFF and IWDG OFF	0.55	0.66	0.75	0.85	0.93	1.01	4.9	7.0	7.9	

1. Data based on characterization results, not tested in production unless otherwise specified.

Table 33. Peripheral current consumption (continued)

Peripheral	Typical consumption ⁽¹⁾	Unit
	I _{DD}	
I2C1	13.3	-
CAN	31.3	-
PWR	4.7	-
DAC	15.4	-
DAC2	8.6	-
SPI1	8.2	-


1. The power consumption of the analog part (I_{DDA}) of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.
2. BusMatrix is automatically active when at least one master is ON (CPU or DMA1).
3. The APBx bridge is automatically active when at least one peripheral is ON on the same bus.

Table 36. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{HSE_ext}	User external clock source frequency ⁽¹⁾	-	1	8	32	MHz
V_{HSEH}	OSC_IN input pin high level voltage		$0.7V_{DD}$	-	V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage		V_{SS}	-	$0.3V_{DD}$	
$t_{w(HSEH)}$ $t_{w(HSEL)}$	OSC_IN high or low time ⁽¹⁾		15	-	-	ns
$t_r(HSE)$ $t_f(HSE)$	OSC_IN rise or fall time ⁽¹⁾		-	-	20	

1. Guaranteed by design, not tested in production.

Figure 13. High-speed external clock source AC timing diagram



Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in [Section 6.3.14](#). However, the recommended clock input waveform is shown in [Figure 14](#)

Table 37. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{LSE_ext}	User External clock source frequency ⁽¹⁾	-	-	32.768	1000	kHz
V_{LSEH}	OSC32_IN input pin high level voltage		$0.7V_{DD}$	-	V_{DD}	V
V_{LSEL}	OSC32_IN input pin low level voltage		V_{SS}	-	$0.3V_{DD}$	
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time ⁽¹⁾		450	-	-	ns
$t_r(LSE)$ $t_f(LSE)$	OSC32_IN rise or fall time ⁽¹⁾		-	-	50	

1. Guaranteed by design, not tested in production.

Figure 16. Typical application with a 32.768 kHz crystal



Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.8 Internal clock source characteristics

The parameters given in [Table 40](#) are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 19](#).

High-speed internal (HSI) RC oscillator

Table 40. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
f_{HSI}	Frequency	-	-	8	-	MHz
TRIM	HSI user trimming step	-	-	-	1 ⁽²⁾	%
DuCy _(HSI)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%
ACC _{HSI}	Accuracy of the HSI oscillator (factory calibrated)	$T_A = -40$ to $105\text{ }^{\circ}\text{C}$	-2.8 ⁽³⁾	-	3.8 ⁽³⁾	%
		$T_A = -10$ to $85\text{ }^{\circ}\text{C}$	-1.9 ⁽³⁾	-	2.3 ⁽³⁾	
		$T_A = 0$ to $85\text{ }^{\circ}\text{C}$	-1.9 ⁽³⁾	-	2 ⁽³⁾	
		$T_A = 0$ to $70\text{ }^{\circ}\text{C}$	-1.3 ⁽³⁾	-	2 ⁽³⁾	
		$T_A = 0$ to $55\text{ }^{\circ}\text{C}$	-1 ⁽³⁾	-	2 ⁽³⁾	
		$T_A = 25\text{ }^{\circ}\text{C}$ ⁽⁴⁾	-1	-	1	
$t_{\text{su(HSI)}}$	HSI oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs
$I_{\text{DDA(HSI)}}$	HSI oscillator power consumption	-	-	80	100 ⁽²⁾	μA

1. $V_{\text{DDA}} = 3.3\text{ V}$, $T_A = -40$ to $105\text{ }^{\circ}\text{C}$ unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.

4. Factory calibrated, parts not soldered

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 47. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A = +25\text{ }^{\circ}\text{C}$, conforming to JESD22-A114	2	2000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A = +25\text{ }^{\circ}\text{C}$, conforming to JESD22-C101	II	250	

1. Data based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 48. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105\text{ }^{\circ}\text{C}$ conforming to JESD78A	II level A

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

Figure 19. TC and TtA I/O input characteristics - TTL port




Figure 20. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port




Figure 21. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port




Table 55. HRTIM output response to fault protection⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ.	Max. (2)	Unit
$t_{LAT(DF)}$	Digital fault response latency	Propagation delay from HRTIM1_FLTx digital input to HRTIM_CHxy output pin	-	12	25	ns
$t_{W(FLT)}$	Minimum Fault pulse width	-	12.5	-	-	
$t_{LAT(AF)}$	Analog fault response latency	Propagation delay from comparator COMPx_INP input pin to HRTIM_CHxy output pin	-	25	43	

1. Refer to Fault paragraph in HRTIM section of RM0364.
2. Data based on characterization results, not tested in production.

Table 56. HRTIM output response to external events 1 to 5 (Low-Latency mode⁽¹⁾)

Symbol	Parameter	Conditions	Min	Typ.	Max. (2)	Unit
$t_{LAT(DEEV)}$	Digital external event response latency	Propagation delay from HRTIM1_EEVx digital input to HRTIM_CHxy output pin (30pF load)	-	12	25	ns
$t_{W(FLT)}$	Minimum external event pulse width	-	12.5	-	-	ns
$t_{LAT(AEEV)}$	Analog external event response latency	Propagation delay from comparator COMPx_INP input pin to HRTIM_CHxy output pin (30pF load)	-	25	43	ns
$T_{JIT(EEV)}$	External event response jitter	Jitter of the delay from HRTIM1_EEVx digital input or COMPx_INP input pin to HRTIM_CHxy output pin	-	-	0	$t_{HRTIM}^{(3)}$
$T_{JIT(PW)}$	Jitter on output pulse width in response to an external event	-	-	-	1	$t_{HRTIM}^{(3)}$

1. EExFAST bit in HRTIM_EECR1 register is set (Low Latency mode). This functionality is available on external events channels 1 to 5. Refer to Latency to external events paragraph in HRTIM section of RM0364.
2. Data based on characterization results, not tested in production.
3. $T_{HRTIM} = 1 / f_{HRTIM}$ with $f_{HRTIM} = 144$ MHz or $f_{HRTIM} = 128$ MHz depending on the clock controller configuration. (Refer to Reset and clock control section in RM0364.)

Table 57. HRTIM output response to external events 1 to 10 (Synchronous mode ⁽¹⁾)

Symbol	Parameter	Conditions	Min.	Typ.	Max. (2)	Unit
$T_{PROP(HRTIM)}$	External event response latency in HRTIM	HRTIM internal propagation delay ⁽³⁾	6	-	7	t_{HRTIM}
$t_{LAT(DEEV)}$	Digital external event response latency	Propagation delay from HRTIM1_EEVx digital input to HRTIM_CHxy output pin (30pF load) ⁽⁴⁾	-	61	72	ns
$t_{LAT(AEEV)}$	Analog external event response latency	Propagation delay from COMPx_INP input pin to HRTIM_CHxy output pin (30pF load) ⁽⁴⁾	-	81	94	ns
$t_{W(FLT)}$	Minimum external event pulse width	-	12.5	-	-	ns
$T_{JIT(EEV)}$	External event response jitter	Jitter of the delay from HRTIM1_EEVx digital input or COMPx_INP to HRTIM_CHxy output pin	-	-	1	$t_{HRTIM}^{(5)}$
$T_{JIT(PW)}$	Jitter on output pulse width in response to an external event	-	-	-	0	$t_{HRTIM}^{(5)}$

1. EExFAST bit in HRTIM_EECR1 or HRTIM_EECR2 register is cleared (synchronous mode). External event filtering is disabled, i.e. EExF[3:0]=0000 in HRTIM_EECR2 register. Refer to Latency to external events paragraph in HRTIM section of RM0364.
2. Data based on characterization results, not tested in production.
3. This parameter does not take into account latency introduced by GPIO or comparator. Refer to DEERL or SACRL parameter for complete latency.
4. This parameter is given for $f_{HRTIM} = 144$ MHz.
5. $T_{HRTIM} = 1 / f_{HRTIM}$ with $f_{HRTIM} = 144$ MHz or $f_{HRTIM} = 128$ MHz depending on the clock controller configuration. (Refer to Reset and clock control section in RM0364.)

Table 58. HRTIM synchronization input / output ⁽¹⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$t_{W(SYNCIN)}$	Minimum pulse width on SYNCIN inputs, including HRTIM1_SCIN	-	2	-	-	t_{HRTIM}
$t_{LAT(DF)}$	Response time to external synchronization request	-	-	-	1	t_{HRTIM}
$t_{LAT(AF)}$	Pulse width on HRTIM1_SCOUT output	-	-	16	-	t_{HRTIM}
		$f_{HRTIM}=144$ MHz	-	111.1	-	ns

1. Guaranteed by design, not tested in production.

Table 62. I²C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min.	Max.	Unit
t_{AF}	Maximum pulse width of spikes that are suppressed by the analog filter.	50 ⁽²⁾	260 ⁽³⁾	ns

1. Guaranteed by design, not tested in production.
2. Spikes with width below $t_{AF}(\text{min.})$ are filtered.
3. Spikes with width above $t_{AF}(\text{max.})$ are not filtered.

SPI characteristics

Unless otherwise specified, the parameters given in [Table 53](#) for SPI are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 19: General operating conditions](#).

Refer to [Section 6.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 63. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK} $1/t_{c(SCK)}$	SPI clock frequency	Master mode $2.7 < V_{DD} < 3.6$	-	-	24	MHz
		Master mode $2 < V_{DD} < 3.6$			18	
		Slave mode $2 < V_{DD} < 3.6$			24	
		Slave mode transmitter/full duplex $2 < V_{DD} < 3.6$			18 ⁽²⁾	
DuCy(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
$t_{su(NSS)}$	NSS setup time	Slave mode, SPI presc = 2	$4 \cdot T_{pclk}$	-	-	ns
$t_{h(NSS)}$	NSS hold time	Slave mode, SPI presc = 2	$2 \cdot T_{pclk}$	-	-	
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode	$T_{pclk}-2$	T_{pclk}	$T_{pclk}+2$	
$t_{su(MI)}$	Data input setup time	Master mode	0	-	-	
$t_{su(SI)}$		Slave mode	3	-	-	
$t_{h(MI)}$	Data input hold time	Master mode	5	-	-	
$t_{h(SI)}$		Slave mode	1	-	-	
$t_{a(SO)}$	Data output access time	Slave mode	10	-	40	
$t_{dis(SO)}$	Data output disable time	Slave mode	10	-	17	
$t_{v(SO)}$ $t_{v(MO)}$	Data output valid time	Slave mode $2.7 < V_{DD} < 3.6V$	-	12	20	
		Slave mode $2 < V_{DD} < 3.6V$	-	12	27.5	
		Master mode	-	1.5	5	
$t_{h(SO)}$	Data output hold time	Slave mode	7.5	-	-	
$t_{h(MO)}$		Master mode	0	-	-	

1. Data based on characterization results, not tested in production.
2. Maximum frequency in Slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while $\text{Duty(SCK)} = 50\%$.

Table 68. ADC accuracy⁽¹⁾⁽²⁾ at 1MSPS

Symbol	Parameter	Test conditions		Typ	Max ⁽³⁾	Unit
ET	Total unadjusted error	ADC Freq ≤ 72 MHz Sampling Freq ≤ 1MSPS 2.4 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V Single-ended mode	Fast channel	±2.5	±5	LSB
			Slow channel	±3.5	±5	
EO	Offset error		Fast channel	±1	±2.5	
			Slow channel	±1.5	±2.5	
EG	Gain error		Fast channel	±2	±3	
			Slow channel	±3	±4	
ED	Differential linearity error		Fast channel	±0.7	± 2	
			Slow channel	±0.7	±2	
EL	Integral linearity error		Fast channel	±1	±3	
			Slow channel	±1.2	±3	

1. ADC DC accuracy values are measured after internal calibration.
2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.. Any positive injection current within the limits specified for IINJ(PIN) and ΣIINJ(PIN) in [Section 6.3.14: I/O port characteristics](#) does not affect the ADC accuracy.
3. Data based on characterization results, not tested in production.

Figure 28. ADC accuracy characteristics





Figure 29. Typical connection diagram using the ADC



1. Refer to [Table 64](#) for the values of R_{AIN} .
2. $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in [Figure 10: Power-supply scheme](#). The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.20 DAC electrical specifications


Table 69. DAC characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{DDA}	Analog supply voltage	-	2.4	-	3.6	V
$R_{LOAD}^{(1)}$	Resistive load	DAC output buffer ON (to V_{SSA})	5	-	-	k Ω
$R_{LOAD}^{(1)}$	Resistive load	DAC output buffer ON (to V_{DDA})	25	-	-	k Ω
$R_O^{(1)}$	Output impedance	DAC output buffer OFF	-	-	15	k Ω
$C_{LOAD}^{(1)}$	Capacitive load	DAC output buffer ON	-	-	50	pF
$V_{DAC_OUT}^{(1)}$	Voltage on DAC_OUT output	Corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{DDA} = 3.6$ V and (0x155) and (0xEAB) at $V_{DDA} = 2.4$ V	0.2	-	$V_{DDA} - 0.2$	V
		DAC output buffer OFF	-	0.5	-	mV
			-	-	$V_{DDA} - 1LSB$	V
$I_{DDA}^{(3)}$	DAC DC current consumption in quiescent mode ⁽²⁾	With no load, middle code (0x800) on the input	-	-	380	μ A
		With no load, worst code (0xF1C) on the input.	-	-	480	μ A

7.3 LQFP48 package information

LQFP48 is a 48-pin, 7 x 7mm low-profile quad flat package.

Figure 36. LQFP48 package outline



1. Drawing is not to scale.

Table 76. LQFP48 package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-

9 Revision history

Table 80. Document revision history

Date	Revision	Changes
19-Jun-2014	1	Initial release.
09-Dec-2014	2	Updated: Table 54: TIMx characteristics Table 14: STM32F303x6/8 pin definitions Table 59: ADC characteristics Table 34: Peripheral current consumption Table 40: HSI oscillator characteristics Table 17: HSI oscillator accuracy characterization results for soldered parts Table 2: STM32F334x4/6/8 family device features and peripheral counts
2-Feb-2015	3	Updated: Figure 1: STM32F334x4/6/8 block diagram Table 38: HSE oscillator characteristics Table 43: Flash memory characteristics Added Figure 13: High-speed external clock source AC timing diagram
09-Jun-2015	4	Updated : Title Section 3.14.1: 217 ps high-resolution timer (HRTIM1) Section 6.1.6: Power-supply scheme Table 19: General operating conditions
27-Sep-2016	5	Updated: Section Table 69.: DAC characteristics , Section Table 64.: ADC characteristics , Table 53: NRST pin characteristics , Figure 2: Clock tree , Table 13: STM32F334x4/6/8 pin definitions , Table 71: Operational amplifier characteristics , Figure 20: Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port , Table 23: Embedded internal reference voltage , Table 39: LSE oscillator characteristics (fLSE = 32.768 kHz) Added: Table 35: Wakeup time using USART