




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                           |
| Core Size                  | 32-Bit Single-Core                                                                                                                                        |
| Speed                      | 72MHz                                                                                                                                                     |
| Connectivity               | CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                                                                                                   |
| Peripherals                | DMA, POR, PWM, WDT                                                                                                                                        |
| Number of I/O              | 25                                                                                                                                                        |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | -                                                                                                                                                         |
| RAM Size                   | 12K x 8                                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V                                                                                                                                                 |
| Data Converters            | A/D 9x12b; D/A 3x12b                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                         |
| Mounting Type              | Surface Mount                                                                                                                                             |
| Package / Case             | 32-LQFP                                                                                                                                                   |
| Supplier Device Package    | 32-LQFP (7x7)                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f334k8t6">https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f334k8t6</a> |

# Contents

|          |                                                                  |           |
|----------|------------------------------------------------------------------|-----------|
| <b>1</b> | <b>Introduction .....</b>                                        | <b>9</b>  |
| <b>2</b> | <b>Description .....</b>                                         | <b>10</b> |
| <b>3</b> | <b>Functional overview .....</b>                                 | <b>13</b> |
| 3.1      | ARM® Cortex®-M4 core with FPU with embedded Flash and SRAM ..... | 13        |
| 3.2      | Memories .....                                                   | 13        |
| 3.2.1    | Embedded Flash memory .....                                      | 13        |
| 3.2.2    | Embedded SRAM .....                                              | 13        |
| 3.2.3    | Boot modes .....                                                 | 14        |
| 3.3      | Cyclic redundancy check calculation unit (CRC) .....             | 14        |
| 3.4      | Power management .....                                           | 14        |
| 3.4.1    | Power supply schemes .....                                       | 14        |
| 3.4.2    | Power supply supervisor .....                                    | 14        |
| 3.4.3    | Voltage regulator .....                                          | 15        |
| 3.4.4    | Low-power modes .....                                            | 15        |
| 3.5      | Interconnect matrix .....                                        | 16        |
| 3.6      | Clocks and startup .....                                         | 17        |
| 3.7      | General-purpose inputs/outputs (GPIOs) .....                     | 19        |
| 3.8      | Direct memory access (DMA) .....                                 | 19        |
| 3.9      | Interrupts and events .....                                      | 19        |
| 3.9.1    | Nested vectored interrupt controller (NVIC) .....                | 19        |
| 3.9.2    | Extended interrupt/event controller (EXTI) .....                 | 19        |
| 3.10     | Fast analog-to-digital converter (ADC) .....                     | 20        |
| 3.10.1   | Temperature sensor .....                                         | 20        |
| 3.10.2   | Internal voltage reference (VREFINT) .....                       | 20        |
| 3.10.3   | V <sub>BAT</sub> battery voltage monitoring .....                | 21        |
| 3.10.4   | OPAMP2 reference voltage (VOPAMP2) .....                         | 21        |
| 3.11     | Digital-to-analog converter (DAC) .....                          | 21        |
| 3.12     | Operational amplifier (OPAMP) .....                              | 21        |
| 3.13     | Ultra-fast comparators (COMP) .....                              | 22        |
| 3.14     | Timers and watchdogs .....                                       | 22        |

### 3.5 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

**Table 4. STM32F334x4/6/8 peripheral interconnect matrix**

| Interconnect source                                                   | Interconnect destination | Interconnect action                                            |
|-----------------------------------------------------------------------|--------------------------|----------------------------------------------------------------|
| TIMx                                                                  | TIMx                     | Timers synchronization or chaining                             |
|                                                                       | ADCx<br>DACx             | Conversion triggers                                            |
|                                                                       | DMA                      | Memory to memory transfer trigger                              |
|                                                                       | COMPx                    | Comparator output blanking                                     |
| COMPx                                                                 | TIMx                     | Timer input: ocrefclear input, input capture                   |
| ADCx                                                                  | TIM/HRTIM1               | Timer triggered by analog watchdog                             |
| GPIO<br>RTCCLK<br>HSE/32<br>MC0                                       | TIM16                    | Clock source used as input channel for HSI and LSI calibration |
| CSS<br>CPU (hard fault)<br>RAM (parity error)<br>COMPx<br>PVD<br>GPIO | TIM1<br>TIM15, 16, 17    | Timer break                                                    |
| GPIO                                                                  | TIMx                     | External trigger, timer break                                  |
|                                                                       | ADCx<br>DACx             | Conversion external trigger                                    |
| DACx                                                                  | COMPx                    | Comparator inverting input                                     |
| HRTIM1                                                                | DACx/ADCx                | Conversion trigger                                             |
| COMPx                                                                 | HRTIM1                   | COMPx output is an input event or a fault input for HRTIM1     |
| OPAMP2                                                                | HRTIM1                   | OPAMP2 output is an input event for HRTIM1                     |
| GPIO                                                                  | HRTIM1                   | External fault/event/ Synchro inputs for HRTIM1                |
| HRTIM1                                                                | GPIO                     | Synchro output for HRTIM1                                      |

**Note:** For more details about the interconnect actions, refer to the corresponding sections in the RM0364 reference manual.

### 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed, following a specific sequence to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

### 3.8 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 7 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose timers, high-resolution timer, DAC and ADC.

### 3.9 Interrupts and events

#### 3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F334x4/6/8 devices embed a nested vectored interrupt controller (NVIC) able to handle up to 60 interrupt channels, that can be masked and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 3.9.2 Extended interrupt/event controller (EXTI)

The external interrupt/event controller consists of 27 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked

Table 12. Legend/abbreviations used in the pinout table

| Name          |                      | Abbreviation                                                                                                                          | Definition                                                   |
|---------------|----------------------|---------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------|
| Pin name      |                      | Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name |                                                              |
| Pin type      |                      | S                                                                                                                                     | Supply pin                                                   |
|               |                      | I                                                                                                                                     | Input only pin                                               |
|               |                      | I/O                                                                                                                                   | Input / output pin                                           |
| I/O structure |                      | FT                                                                                                                                    | 5 V tolerant I/O                                             |
|               |                      | FTf                                                                                                                                   | 5 V tolerant I/O, FM+ capable                                |
|               |                      | TTa                                                                                                                                   | 3.3 V tolerant I/O directly connected to ADC                 |
|               |                      | TT                                                                                                                                    | 3.3 V tolerant I/O                                           |
|               |                      | TC                                                                                                                                    | Standard 3.3 V I/O                                           |
|               |                      | B                                                                                                                                     | Dedicated BOOT0 pin                                          |
|               |                      | RST                                                                                                                                   | Bi-directional reset pin with embedded weak pull-up resistor |
| Notes         |                      | Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset                                      |                                                              |
| Pin functions | Alternate functions  | Functions selected through GPIOx_AFR registers                                                                                        |                                                              |
|               | Additional functions | Functions directly selected/enabled through peripheral registers                                                                      |                                                              |

Table 13. STM32F334x4/6/8 pin definitions

| Pin Number |         |         | Pin name (function after reset) | Pin type | I/O structure | Pin functions                                           |                                    |
|------------|---------|---------|---------------------------------|----------|---------------|---------------------------------------------------------|------------------------------------|
| LQFP 32    | LQFP 48 | LQFP 64 |                                 |          |               | Alternate functions                                     | Additional functions               |
| -          | 1       | 1       | VBAT                            | S        | -             | Backup power supply                                     |                                    |
| -          | 2       | 2       | PC13 <sup>(1)</sup>             | I/O      | TC            | TIM1_CH1N                                               | RTC_TAMP1/RTC_TS/<br>RTC_OUT/WKUP2 |
| -          | 3       | 3       | PC14 / OSC32_IN <sup>(1)</sup>  | I/O      | TC            | -                                                       | OSC32_IN                           |
| -          | 4       | 4       | PC15 / OSC32_OUT <sup>(1)</sup> | I/O      | TC            | -                                                       | OSC32_OUT                          |
| 2          | 5       | 5       | PF0 / OSC_IN                    | I/O      | FT            | TIM1_CH3N                                               | OSC_IN                             |
| 3          | 6       | 6       | PF1 / OSC_OUT                   | I/O      | FT            | -                                                       | OSC_OUT                            |
| 4          | 7       | 7       | NRST                            | I/O      | RST           | Device reset input / internal reset output (active low) |                                    |

Table 13. STM32F334x4/6/8 pin definitions (continued)

| Pin Number |         |         | Pin name (function after reset) | Pin type | I/O structure | Pin functions                                                                                                |                                    |
|------------|---------|---------|---------------------------------|----------|---------------|--------------------------------------------------------------------------------------------------------------|------------------------------------|
| LQFP 32    | LQFP 48 | LQFP 64 |                                 |          |               | Alternate functions                                                                                          | Additional functions               |
| -          | 27      | 35      | PB14                            | I/O      | TTa           | TIM15_CH1,<br>TSC_G6_IO4,<br>TIM1_CH2N,<br>USART3_RTS_DE,<br>HRTIM1_CHD1,<br>EVENTOUT                        | ADC2_IN14, OPAMP2_VINP             |
| -          | 28      | 36      | PB15                            | I/O      | TTa           | TIM15_CH2,<br>TIM15_CH1N,<br>TIM1_CH3N,<br>HRTIM1_CHD2,<br>EVENTOUT                                          | ADC2_IN15, COMP6_INM,<br>RTC_REFIN |
| -          | -       | 37      | PC6                             | I/O      | FT            | EVENTOUT, TIM3_CH1,<br>HRTIM1_EEV10,<br>COMP6_OUT                                                            | -                                  |
| -          | -       | 38      | PC7                             | I/O      | FT            | EVENTOUT, TIM3_CH2,<br>HRTIM1_FLT5                                                                           | -                                  |
| -          | -       | 39      | PC8                             | I/O      | FT            | EVENTOUT, TIM3_CH3,<br>HRTIM1_CHE1                                                                           | -                                  |
| -          | -       | 40      | PC9                             | I/O      | FT            | EVENTOUT, TIM3_CH4,<br>HRTIM1_CHE2                                                                           | -                                  |
| 18         | 29      | 41      | PA8                             | I/O      | FT            | MCO, TIM1_CH1,<br>USART1_CK,<br>HRTIM1_CHA1,<br>EVENTOUT                                                     | -                                  |
| 19         | 30      | 42      | PA9                             | I/O      | FT            | TSC_G4_IO1,<br>TIM1_CH2,<br>USART1_TX,<br>TIM15_BKIN,<br>TIM2_CH3,<br>HRTIM1_CHA2,<br>EVENTOUT               | -                                  |
| 20         | 31      | 43      | PA10                            | I/O      | FT            | TIM17_BKIN,<br>TSC_G4_IO2,<br>TIM1_CH3,<br>USART1_RX,<br>COMP6_OUT,<br>TIM2_CH4,<br>HRTIM1_CHB1,<br>EVENTOUT | -                                  |
| 21         | 32      | 44      | PA11                            | I/O      | FT            | TIM1_CH1N,<br>USART1_CTS,<br>CAN_RX, TIM1_CH4,<br>TIM1_BKIN2,<br>HRTIM1_CHB2,<br>EVENTOUT                    | -                                  |
| 22         | 33      | 45      | PA12                            | I/O      | FT            | TIM16_CH1,<br>TIM1_CH2N,<br>USART1_RTS_DE,<br>COMP2_OUT, CAN_TX,<br>TIM1_ETR,<br>HRTIM1_FLT1,<br>EVENTOUT    | -                                  |

Table 13. STM32F334x4/6/8 pin definitions (continued)

| Pin Number |         |         | Pin name (function after reset) | Pin type | I/O structure | Pin functions                                                                                                                   |                      |
|------------|---------|---------|---------------------------------|----------|---------------|---------------------------------------------------------------------------------------------------------------------------------|----------------------|
| LQFP 32    | LQFP 48 | LQFP 64 |                                 |          |               | Alternate functions                                                                                                             | Additional functions |
| 23         | 34      | 46      | PA13                            | I/O      | FT            | JTMS/SWDAT,<br>TIM16_CH1N,<br>TSC_G4_IO3, IR_OUT,<br>USART3_CTS,<br>EVENTOUT                                                    | -                    |
| -          | 35      | 47      | VSS                             | S        | -             | -                                                                                                                               | -                    |
| -          | 36      | 48      | VDD                             | S        | -             | -                                                                                                                               | -                    |
| 24         | 37      | 49      | PA14                            | I/O      | FTf           | JTCK/SWCLK,<br>TSC_G4_IO4,<br>I2C1_SDA, TIM1_BKIN,<br>USART2_TX,<br>EVENTOUT                                                    | -                    |
| 25         | 38      | 50      | PA15                            | I/O      | FTf           | JTDI,<br>TIM2_CH1/TIM2_ETR,<br>TSC_SYNC, I2C1_SCL,<br>SPI1_NSS,<br>USART2_RX,<br>TIM1_BKIN,<br>HRTIM1_FLT2,<br>EVENTOUT         | -                    |
| -          | -       | 51      | PC10                            | I/O      | FT            | EVENTOUT,<br>USART3_TX                                                                                                          | -                    |
| -          | -       | 52      | PC11                            | I/O      | FT            | EVENTOUT,<br>HRTIM1_EEV2,<br>USART3_RX                                                                                          | -                    |
| -          | -       | 53      | PC12                            | I/O      | FT            | EVENTOUT,<br>HRTIM1_EEV1,<br>USART3_CK                                                                                          | -                    |
| -          | -       | 54      | PD2                             | I/O      | FT            | EVENTOUT, TIM3_ETR                                                                                                              | -                    |
| 26         | 39      | 55      | PB3                             | I/O      | FT            | JTDO/TRACE<br>SWO, TIM2_CH2,<br>TSC_G5_IO1,<br>SPI1_SCK,<br>USART2_TX,<br>TIM3_ETR,<br>HRTIM1_SCOU,<br>HRTIM1_EEV9,<br>EVENTOUT | -                    |
| 27         | 40      | 56      | PB4                             | I/O      | FT            | NJTRST, TIM16_CH1,<br>TIM3_CH1,<br>TSC_G5_IO2,<br>SPI1_MISO,<br>USART2_RX,<br>TIM17_BKIN,<br>HRTIM1_EEV7,<br>EVENTOUT           | -                    |




Table 14. Alternate functions (continued)

| Port   |      | AF0    | AF1                                  | AF2                           | AF3              | AF4       | AF5           | AF6           | AF7                                  | AF8                             | AF9                | AF10                | AF11 | AF12            | AF13              | AF14 | AF15     |
|--------|------|--------|--------------------------------------|-------------------------------|------------------|-----------|---------------|---------------|--------------------------------------|---------------------------------|--------------------|---------------------|------|-----------------|-------------------|------|----------|
|        |      | SYS_AF | TIM2/TIM15/<br>TIM16/TIM17/<br>EVENT | TIM1/TIM3/<br>TIM15/<br>TIM16 | HRTIM1/TSC       | I2C1/TIM1 | SPI1/Infrared | TIM1/Infrared | USART1/USA<br>RT2/USART3/<br>GPCOMP6 | GPCOMP2/<br>GPCOMP4/<br>GPCOMP6 | CAN/TIM1/<br>TIM15 | TIM2/TIM3<br>/TIM17 | TIM1 | HRTIM1/<br>TIM1 | HRTIM1/<br>OPAMP2 | -    | EVENT    |
| Port B | PB10 | -      | TIM2_CH3                             | -                             | TSC_SYNC         | -         | -             | -             | USART3_TX                            | -                               | -                  | -                   | -    | -               | HRTIM1_FLT3       | -    | EVENTOUT |
|        | PB11 | -      | TIM2_CH4                             | -                             | TSC_G6_IO1       | -         | -             | -             | USART3_RX                            | -                               | -                  | -                   | -    | -               | HRTIM1_FLT4       | -    | EVENTOUT |
|        | PB12 | -      | -                                    | -                             | TSC_G6_IO2       | -         | -             | TIM1_BKIN     | USART3_CK                            | -                               | -                  | -                   | -    | -               | HRTIM1_CHC1       | -    | EVENTOUT |
|        | PB13 | -      | -                                    | -                             | TSC_G6_IO3       | -         | -             | TIM1_CH1N     | USART3_CTS                           | -                               | -                  | -                   | -    | -               | HRTIM1_CHC2       | -    | EVENTOUT |
|        | PB14 | -      | TIM15_CH1                            | -                             | TSC_G6_IO4       | -         | -             | TIM1_CH2N     | USART3_RTS<br>_DE                    | -                               | -                  | -                   | -    | -               | HRTIM1_CHD1       | -    | EVENTOUT |
|        | PB15 | -      | TIM15_CH2                            | TIM15_CH1<br>N                | -                | TIM1_CH3N | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | HRTIM1_CHD2       | -    | EVENTOUT |
| Port C | PC0  | -      | EVENTOUT                             | TIM1_CH1                      | -                | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | -    | -      | -                                    | -                             | -                | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC2  | -      | EVENTOUT                             | TIM1_CH3                      | -                | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC3  | -      | EVENTOUT                             | TIM1_CH4                      | -                | -         | -             | TIM1_BKIN2    | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC4  | -      | EVENTOUT                             | TIM1_ETR                      | -                | -         | -             | -             | USART1_TX                            | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC5  | -      | EVENTOUT                             | TIM15_BKIN                    | TSC_G3_IO1       | -         | -             | -             | USART1_RX                            | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC6  | -      | EVENTOUT                             | TIM3_CH1                      | HRTIM1_EEV1<br>0 | -         | -             | -             | COMP6_OUT                            | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC7  | -      | EVENTOUT                             | TIM3_CH2                      | HRTIM1_FLT5      | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC8  | -      | EVENTOUT                             | TIM3_CH3                      | HRTIM1_CHE1      | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC9  | -      | EVENTOUT                             | TIM3_CH4                      | HRTIM1_CHE2      | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC10 | -      | EVENTOUT                             | -                             | -                | -         | -             | -             | USART3_TX                            | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC11 | -      | EVENTOUT                             | -                             | HRTIM1_EEV2      | -         | -             | -             | USART3_RX                            | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC12 | -      | EVENTOUT                             | -                             | HRTIM1_EEV1      | -         | -             | -             | USART3_CK                            | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC13 | -      | -                                    | -                             | -                | TIM1_CH1N | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC14 | -      | -                                    | -                             | -                | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PC15 | -      | -                                    | -                             | -                | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
| Port D | PD2  | -      | EVENTOUT                             | TIM3_ETR                      | -                | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
| Port F | PF0  | -      | -                                    | -                             | -                | -         | -             | TIM1_CH3N     | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |
|        | PF1  | -      | -                                    | -                             | -                | -         | -             | -             | -                                    | -                               | -                  | -                   | -    | -               | -                 | -    | -        |

5 Memory mapping

Figure 7. STM32F334x4/6/8 memory map



**On-chip peripheral current consumption**

The MCU is placed under the following conditions:

- All I/O pins are in analog input configuration
- All peripherals are disabled unless otherwise mentioned
- The given value is calculated by measuring the current consumption:
  - With all peripherals clocked off
  - With only one peripheral clocked on
- Ambient operating temperature at 25°C and  $V_{DD} = V_{DDA} = 3.3\text{ V}$

**Table 33. Peripheral current consumption**


| Peripheral                 | Typical consumption <sup>(1)</sup> | Unit   |
|----------------------------|------------------------------------|--------|
|                            | $I_{DD}$                           |        |
| BusMatrix <sup>(2)</sup>   | 11.1                               | μA/MHz |
| DMA1                       | 8.0                                | -      |
| CRC                        | 2.1                                | -      |
| GPIOA                      | 8.7                                | -      |
| GPIOB                      | 8.4                                | -      |
| GPIOC                      | 8.4                                | -      |
| GIOD                       | 2.6                                | -      |
| GPIOF                      | 1.7                                | -      |
| TSC                        | 4.7                                | -      |
| ADC1&2                     | 17.4                               | -      |
| APB2-Bridge <sup>(3)</sup> | 3.3                                | -      |
| SYSCFG                     | 4.2                                | -      |
| TIM1                       | 32.3                               | -      |
| USART1                     | 20.3                               | -      |
| TIM15                      | 13.8                               | -      |
| TIM16                      | 9.7                                | -      |
| TIM17                      | 10.3                               | -      |
| HRTIM                      | 324.2                              | -      |
| APB1-Bridge <sup>(3)</sup> | 5.3                                | -      |
| TIM2                       | 43.4                               | -      |
| TIM3                       | 34.0                               | -      |
| TIM6                       | 9.7                                | -      |
| TIM7                       | 10.3                               | -      |
| WWDG                       | 6.9                                | -      |
| USART2                     | 18.8                               | -      |
| USART3                     | 19.1                               | -      |

Table 52. I/O AC characteristics<sup>(1)</sup>

| OSPEEDRx[1:0] value <sup>(1)</sup> | Symbol                          | Parameter                                                       | Conditions                                                         | Min. | Max.               | Unit |
|------------------------------------|---------------------------------|-----------------------------------------------------------------|--------------------------------------------------------------------|------|--------------------|------|
| x0                                 | $f_{\max(\text{IO})\text{out}}$ | Maximum frequency <sup>(2)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 3.6 \text{ V}$   | -    | 2 <sup>(3)</sup>   | MHz  |
|                                    | $t_{f(\text{IO})\text{out}}$    | Output high to low level fall time                              | $C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 3.6 \text{ V}$   | -    | 125 <sup>(3)</sup> | ns   |
|                                    | $t_{r(\text{IO})\text{out}}$    | Output low to high level rise time                              |                                                                    | -    | 125 <sup>(3)</sup> |      |
| 01                                 | $f_{\max(\text{IO})\text{out}}$ | Maximum frequency <sup>(2)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 3.6 \text{ V}$   | -    | 10 <sup>(3)</sup>  | MHz  |
|                                    | $t_{f(\text{IO})\text{out}}$    | Output high to low level fall time                              | $C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 3.6 \text{ V}$   | -    | 25 <sup>(3)</sup>  | ns   |
|                                    | $t_{r(\text{IO})\text{out}}$    | Output low to high level rise time                              |                                                                    | -    | 25 <sup>(3)</sup>  |      |
| 11                                 | $f_{\max(\text{IO})\text{out}}$ | Maximum frequency <sup>(2)</sup>                                | $C_L = 30 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | -    | 50 <sup>(3)</sup>  | MHz  |
|                                    |                                 |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | -    | 30 <sup>(3)</sup>  | MHz  |
|                                    |                                 |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 2.7 \text{ V}$   | -    | 20 <sup>(3)</sup>  | MHz  |
|                                    | $t_{f(\text{IO})\text{out}}$    | Output high to low level fall time                              | $C_L = 30 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | -    | 5 <sup>(3)</sup>   | ns   |
|                                    |                                 |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | -    | 8 <sup>(3)</sup>   |      |
|                                    |                                 |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 2.7 \text{ V}$   | -    | 12 <sup>(3)</sup>  |      |
|                                    | $t_{r(\text{IO})\text{out}}$    | Output low to high level rise time                              | $C_L = 30 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | -    | 5 <sup>(3)</sup>   |      |
|                                    |                                 |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$ | -    | 8 <sup>(3)</sup>   |      |
|                                    |                                 |                                                                 | $C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 2.7 \text{ V}$   | -    | 12 <sup>(3)</sup>  |      |
| FM+ configuration <sup>(4)</sup>   | $f_{\max(\text{IO})\text{out}}$ | Maximum frequency <sup>(2)</sup>                                | $C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 3.6 \text{ V}$   | -    | 2 <sup>(4)</sup>   | MHz  |
|                                    | $t_{f(\text{IO})\text{out}}$    | Output high to low level fall time                              |                                                                    | -    | 12 <sup>(4)</sup>  | ns   |
|                                    | $t_{r(\text{IO})\text{out}}$    | Output low to high level rise time                              |                                                                    | -    | 34 <sup>(4)</sup>  |      |
| -                                  | $t_{\text{EXTI}pw}$             | Pulse width of external signals detected by the EXTI controller | -                                                                  | 10   | -                  | ns   |

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0364 reference manual for a description of GPIO Port configuration register.
2. The maximum frequency is defined in [Figure 22](#).
3. Guaranteed by design, not tested in production.
4. The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the RM0364 reference manual for a description of FM+ I/O mode configuration.

Figure 22. I/O AC characteristics definition



### 6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$  (see [Table 50](#)).

Unless otherwise specified, the parameters given in [Table 53](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 19](#).

Table 53. NRST pin characteristics

| Symbol               | Parameter                                       | Conditions        | Min.                        | Typ. | Max.                     | Unit       |
|----------------------|-------------------------------------------------|-------------------|-----------------------------|------|--------------------------|------------|
| $V_{IL(NRST)}^{(1)}$ | NRST Input low level voltage                    | -                 | -                           | -    | $0.3V_{DD} + 0.07^{(1)}$ | V          |
| $V_{IH(NRST)}^{(1)}$ | NRST Input high level voltage                   | -                 | $0.445V_{DD} + 0.398^{(1)}$ | -    | -                        |            |
| $V_{hys(NRST)}$      | NRST Schmitt trigger voltage hysteresis         | -                 | -                           | 200  | -                        | mV         |
| $R_{PU}$             | Weak pull-up equivalent resistor <sup>(2)</sup> | $V_{IN} = V_{SS}$ | 25                          | 40   | 55                       | k $\Omega$ |
| $V_{F(NRST)}^{(1)}$  | NRST Input filtered pulse                       | -                 | -                           | -    | 100 <sup>(1)</sup>       | ns         |
| $V_{NF(NRST)}^{(1)}$ | NRST Input not filtered pulse                   | -                 | 500 <sup>(1)</sup>          | -    | -                        | ns         |

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

Table 60. IWDG min./max. timeout period at 40 kHz (LSI) <sup>(1)</sup>

| Prescaler divider | PR[2:0] bits | Min. timeout (ms) RL[11:0]=0x000 | Max. timeout (ms) RL[11:0]=0xFFFF |
|-------------------|--------------|----------------------------------|-----------------------------------|
| /4                | 0            | 0.1                              | 409.6                             |
| /8                | 1            | 0.2                              | 819.2                             |
| /16               | 2            | 0.4                              | 1638.4                            |
| /32               | 3            | 0.8                              | 3276.8                            |
| /64               | 4            | 1.6                              | 6553.6                            |
| /128              | 5            | 3.2                              | 13107.2                           |
| /256              | 7            | 6.4                              | 26214.4                           |

1. These timings are given for a 40 kHz clock but the microcontroller's internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 61. WWDG min./max. timeout value at 72 MHz (PCLK) <sup>(1)</sup>

| Prescaler | WDGTB | Min. timeout value | Max. timeout value |
|-----------|-------|--------------------|--------------------|
| 1         | 0     | 0.05687            | 3.6409             |
| 2         | 1     | 0.1137             | 7.2817             |
| 4         | 2     | 0.2275             | 14.564             |
| 8         | 3     | 0.4551             | 29.127             |

1. Guaranteed by design, not tested in production.

### 6.3.18 Communication interfaces

#### I<sup>2</sup>C interface characteristics

The I<sup>2</sup>C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 Kbit/s
- Fast-mode (Fm): with a bit rate up to 400 Kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I<sup>2</sup>C timings requirements are guaranteed by design when the I<sup>2</sup>C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to [Section 6.3.14: I/O port characteristics](#) for the I<sup>2</sup>C I/O characteristics.

All I<sup>2</sup>C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 62. I<sup>2</sup>C analog filter characteristics<sup>(1)</sup>

| Symbol   | Parameter                                                               | Min.              | Max.               | Unit |
|----------|-------------------------------------------------------------------------|-------------------|--------------------|------|
| $t_{AF}$ | Maximum pulse width of spikes that are suppressed by the analog filter. | 50 <sup>(2)</sup> | 260 <sup>(3)</sup> | ns   |

1. Guaranteed by design, not tested in production.
2. Spikes with width below  $t_{AF}(\text{min.})$  are filtered.
3. Spikes with width above  $t_{AF}(\text{max.})$  are not filtered.

### SPI characteristics

Unless otherwise specified, the parameters given in [Table 53](#) for SPI are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 19: General operating conditions](#).

Refer to [Section 6.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 63. SPI characteristics<sup>(1)</sup>

| Symbol                         | Parameter                         | Conditions                                               | Min                | Typ        | Max               | Unit |
|--------------------------------|-----------------------------------|----------------------------------------------------------|--------------------|------------|-------------------|------|
| $f_{SCK}$<br>$1/t_{c(SCK)}$    | SPI clock frequency               | Master mode $2.7 < V_{DD} < 3.6$                         | -                  | -          | 24                | MHz  |
|                                |                                   | Master mode $2 < V_{DD} < 3.6$                           |                    |            | 18                |      |
|                                |                                   | Slave mode $2 < V_{DD} < 3.6$                            |                    |            | 24                |      |
|                                |                                   | Slave mode transmitter/full duplex<br>$2 < V_{DD} < 3.6$ |                    |            | 18 <sup>(2)</sup> |      |
| DuCy(SCK)                      | Duty cycle of SPI clock frequency | Slave mode                                               | 30                 | 50         | 70                | %    |
| $t_{su(NSS)}$                  | NSS setup time                    | Slave mode, SPI presc = 2                                | $4 \cdot T_{pclk}$ | -          | -                 | ns   |
| $t_{h(NSS)}$                   | NSS hold time                     | Slave mode, SPI presc = 2                                | $2 \cdot T_{pclk}$ | -          | -                 |      |
| $t_{w(SCKH)}$<br>$t_{w(SCKL)}$ | SCK high and low time             | Master mode                                              | $T_{pclk}-2$       | $T_{pclk}$ | $T_{pclk}+2$      |      |
| $t_{su(MI)}$                   | Data input setup time             | Master mode                                              | 0                  | -          | -                 |      |
| $t_{su(SI)}$                   |                                   | Slave mode                                               | 3                  | -          | -                 |      |
| $t_{h(MI)}$                    | Data input hold time              | Master mode                                              | 5                  | -          | -                 |      |
| $t_{h(SI)}$                    |                                   | Slave mode                                               | 1                  | -          | -                 |      |
| $t_{a(SO)}$                    | Data output access time           | Slave mode                                               | 10                 | -          | 40                |      |
| $t_{dis(SO)}$                  | Data output disable time          | Slave mode                                               | 10                 | -          | 17                |      |
| $t_{v(SO)}$<br>$t_{v(MO)}$     | Data output valid time            | Slave mode $2.7 < V_{DD} < 3.6V$                         | -                  | 12         | 20                |      |
|                                |                                   | Slave mode $2 < V_{DD} < 3.6V$                           | -                  | 12         | 27.5              |      |
|                                |                                   | Master mode                                              | -                  | 1.5        | 5                 |      |
| $t_{h(SO)}$                    | Data output hold time             | Slave mode                                               | 7.5                | -          | -                 |      |
| $t_{h(MO)}$                    |                                   | Master mode                                              | 0                  | -          | -                 |      |

1. Data based on characterization results, not tested in production.
2. Maximum frequency in Slave transmitter mode is determined by the sum of  $t_{v(SO)}$  and  $t_{su(MI)}$  which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having  $t_{su(MI)} = 0$  while  $\text{Duty(SCK)} = 50\%$ .

Table 64. ADC characteristics (continued)

| Symbol                    | Parameter                                                                                  | Conditions                                 | Min.   | Typ. | Max.      | Unit             |
|---------------------------|--------------------------------------------------------------------------------------------|--------------------------------------------|--------|------|-----------|------------------|
| $V_{REF-}$                | Negative reference voltage                                                                 |                                            |        | 0    |           | V                |
| $f_{ADC}$                 | ADC clock frequency                                                                        | -                                          | 0.14   | -    | 72        | MHz              |
| $f_S^{(1)}$               | Sampling rate                                                                              | Resolution = 12 bits,<br>Fast Channel      | 0.01   | -    | 5.14      | MSPS             |
|                           |                                                                                            | Resolution = 10 bits,<br>Fast Channel      | 0.012  | -    | 6         |                  |
|                           |                                                                                            | Resolution = 8 bits,<br>Fast Channel       | 0.014  | -    | 7.2       |                  |
|                           |                                                                                            | Resolution = 6 bits,<br>Fast Channel       | 0.0175 | -    | 9         |                  |
| $f_{TRIG}^{(1)}$          | External trigger frequency                                                                 | $f_{ADC} = 72$ MHz<br>Resolution = 12 bits | -      | -    | 5.14      | MHz              |
|                           |                                                                                            | Resolution = 12 bits                       | -      | -    | 14        | $1/f_{ADC}$      |
| $V_{AIN}$                 | Conversion voltage range                                                                   | -                                          | 0      | -    | $V_{DDA}$ | V                |
| $R_{AIN}^{(1)}$           | External input impedance                                                                   | -                                          | -      | -    | 100       | $\kappa\Omega$   |
| $C_{ADC}^{(1)}$           | Internal sample and hold capacitor                                                         | -                                          | -      | 5    | -         | pF               |
| $t_{CAL}^{(1)}$           | Calibration time                                                                           | $f_{ADC} = 72$ MHz                         | 1.56   |      |           | $\mu s$          |
|                           |                                                                                            | -                                          | 112    |      |           | $1/f_{ADC}$      |
| $t_{latr}^{(1)}$          | Trigger conversion latency<br>Regular and injected<br>channels without<br>conversion abort | CKMODE = 00                                | 1.5    | 2    | 2.5       | $1/f_{ADC}$      |
|                           |                                                                                            | CKMODE = 01                                | -      | -    | 2         | $1/f_{ADC}$      |
|                           |                                                                                            | CKMODE = 10                                | -      | -    | 2.25      | $1/f_{ADC}$      |
|                           |                                                                                            | CKMODE = 11                                | -      | -    | 2.125     | $1/f_{ADC}$      |
| $t_{latrinj}^{(1)}$       | Trigger conversion latency<br>Injected channels aborting<br>a regular conversion           | CKMODE = 00                                | 2.5    | 3    | 3.5       | $1/f_{ADC}$      |
|                           |                                                                                            | CKMODE = 01                                | -      | -    | 3         | $1/f_{ADC}$      |
|                           |                                                                                            | CKMODE = 10                                | -      | -    | 3.25      | $1/f_{ADC}$      |
|                           |                                                                                            | CKMODE = 11                                | -      | -    | 3.125     | $1/f_{ADC}$      |
| $t_S^{(1)}$               | Sampling time                                                                              | $f_{ADC} = 72$ MHz                         | 0.021  | -    | 8.35      | $\mu s$          |
|                           |                                                                                            | -                                          | 1.5    | -    | 601.5     | $1/f_{ADC}$      |
| $t_{ADCVREG\_STUP}^{(1)}$ | ADC Voltage Regulator<br>Start-up time                                                     | -                                          | -      | -    | 10        | $\mu s$          |
| $t_{STAB}$                | Power-up time                                                                              | -                                          | 1      |      |           | conversion cycle |


Table 65. Maximum ADC  $R_{AIN}^{(1)}$  (continued)

| Resolution | Sampling cycle @ 72 MHz | Sampling time [ns] @ 72 MHz | $R_{AIN}$ max. (k $\Omega$ ) |               |                               |
|------------|-------------------------|-----------------------------|------------------------------|---------------|-------------------------------|
|            |                         |                             | Fast channels <sup>(2)</sup> | Slow channels | Other channels <sup>(3)</sup> |
| 10 bits    | 1.5                     | 20.83                       | 0.082                        | NA            | NA                            |
|            | 2.5                     | 34.72                       | 0.270                        | 0.082         | 0.100                         |
|            | 4.5                     | 62.50                       | 0.560                        | 0.390         | 0.330                         |
|            | 7.5                     | 104.17                      | 1.20                         | 0.82          | 0.68                          |
|            | 19.5                    | 270.83                      | 3.30                         | 2.70          | 2.20                          |
|            | 61.5                    | 854.17                      | 10.0                         | 8.2           | 6.8                           |
|            | 181.5                   | 2520.83                     | 33.0                         | 27.0          | 22.0                          |
|            | 601.5                   | 8354.17                     | 100.0                        | 82.0          | 68.0                          |
| 8 bits     | 1.5                     | 20.83                       | 0.150                        | NA            | 0.039                         |
|            | 2.5                     | 34.72                       | 0.390                        | 0.180         | 0.180                         |
|            | 4.5                     | 62.50                       | 0.820                        | 0.560         | 0.470                         |
|            | 7.5                     | 104.17                      | 1.50                         | 1.20          | 1.00                          |
|            | 19.5                    | 270.83                      | 3.90                         | 3.30          | 2.70                          |
|            | 61.5                    | 854.17                      | 12.00                        | 12.00         | 8.20                          |
|            | 181.5                   | 2520.83                     | 39.00                        | 33.00         | 27.00                         |
|            | 601.5                   | 8354.17                     | 100.00                       | 100.00        | 82.00                         |
| 6 bits     | 1.5                     | 20.83                       | 0.270                        | 0.100         | 0.150                         |
|            | 2.5                     | 34.72                       | 0.560                        | 0.390         | 0.330                         |
|            | 4.5                     | 62.50                       | 1.200                        | 0.820         | 0.820                         |
|            | 7.5                     | 104.17                      | 2.20                         | 1.80          | 1.50                          |
|            | 19.5                    | 270.83                      | 5.60                         | 4.70          | 3.90                          |
|            | 61.5                    | 854.17                      | 18.0                         | 15.0          | 12.0                          |
|            | 181.5                   | 2520.83                     | 56.0                         | 47.0          | 39.0                          |
|            | 601.5                   | 8354.17                     | 100.00                       | 100.0         | 100.0                         |

1. Data based on characterization results, not tested in production.

2. All fast channels, expect channel on PA6.

3. Channels available on PA6.

Figure 31. Maximum  $V_{REFINT}$  scaler startup time from power-down

### 6.3.22 Operational amplifier characteristics

Table 71. Operational amplifier characteristics<sup>(1)</sup>

| Symbol                 | Parameter                    |                           | Condition                | Min. | Typ. | Max.             | Unit  |
|------------------------|------------------------------|---------------------------|--------------------------|------|------|------------------|-------|
| V <sub>DDA</sub>       | Analog supply voltage        |                           | -                        | 2.4  | -    | 3.6              | V     |
| CMIR                   | Common mode input range      |                           | -                        | 0    | -    | V <sub>DDA</sub> | V     |
| V <sub>I</sub> OFFSET  | Input offset voltage         | Maximum calibration range | 25°C, No Load on output. | -    | -    | 4                | mV    |
|                        |                              |                           | All voltage/Temp.        | -    | -    | 6                |       |
|                        |                              | After offset calibration  | 25°C, No Load on output. | -    | -    | 1.6              |       |
|                        |                              |                           | All voltage/Temp.        | -    | -    | 3                |       |
| ΔV <sub>I</sub> OFFSET | Input offset voltage drift   |                           | -                        | -    | 5    | -                | μV/°C |
| I <sub>LOAD</sub>      | Drive current                |                           | -                        | -    | -    | 500              | μA    |
| IDDOPAMP               | Consumption                  |                           | No load, quiescent mode  | -    | 690  | 1450             | μA    |
| CMRR                   | Common mode rejection ratio  |                           | -                        | -    | 90   | -                | dB    |
| PSRR                   | Power supply rejection ratio |                           | DC                       | 73   | 117  | -                | dB    |
| GBW                    | Bandwidth                    |                           | -                        | -    | 8.2  | -                | MHz   |
| SR                     | Slew rate                    |                           | -                        | -    | 4.7  | -                | V/μs  |
| R <sub>LOAD</sub>      | Resistive load               |                           | -                        | 4    | -    | -                | kΩ    |
| C <sub>LOAD</sub>      | Capacitive load              |                           | -                        | -    | -    | 50               | pF    |


Table 71. Operational amplifier characteristics<sup>(1)</sup> (continued)

| Symbol                   | Parameter                                                                                               | Condition                                                                            | Min.                  | Typ.     | Max.                | Unit |
|--------------------------|---------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|-----------------------|----------|---------------------|------|
| VOH <sub>SAT</sub>       | High saturation voltage <sup>(2)</sup>                                                                  | R <sub>load</sub> = min,<br>Input at V <sub>DDA</sub> .                              | V <sub>DDA</sub> -100 | -        |                     | mV   |
|                          |                                                                                                         | R <sub>load</sub> = 20K,<br>Input at V <sub>DDA</sub> .                              | V <sub>DDA</sub> -20  | -        |                     |      |
| VOL <sub>SAT</sub>       | Low saturation voltage                                                                                  | R <sub>load</sub> = min,<br>input at 0 V                                             | -                     | -        | 100                 |      |
|                          |                                                                                                         | R <sub>load</sub> = 20K,<br>input at 0 V.                                            | -                     | -        | 20                  |      |
| φ <sub>m</sub>           | Phase margin                                                                                            | -                                                                                    | -                     | 62       | -                   | °    |
| t <sub>OFFTRIM</sub>     | Offset trim time: during calibration,<br>minimum time needed between two<br>steps to have 1 mV accuracy | -                                                                                    | -                     | -        | 2                   | ms   |
| t <sub>WAKEUP</sub>      | Wake up time from OFF state.                                                                            | C <sub>LOAD</sub> ≤ 50 pF,<br>R <sub>LOAD</sub> ≥ 4 kΩ,<br>Follower<br>configuration | -                     | 2.8      | 5                   | μs   |
| t <sub>S_OPAM_VOUT</sub> | ADC sampling time when reading the OPAMP output                                                         |                                                                                      | 400                   | -        | -                   | ns   |
| PGA gain                 | Non inverting gain value                                                                                | -                                                                                    | -                     | 2        | -                   | -    |
|                          |                                                                                                         |                                                                                      | -                     | 4        | -                   | -    |
|                          |                                                                                                         |                                                                                      | -                     | 8        | -                   | -    |
|                          |                                                                                                         |                                                                                      | -                     | 16       | -                   | -    |
| R <sub>network</sub>     | R2/R1 internal resistance values in<br>PGA mode <sup>(3)</sup>                                          | Gain=2                                                                               | -                     | 5.4/5.4  | -                   | kΩ   |
|                          |                                                                                                         | Gain=4                                                                               | -                     | 16.2/5.4 | -                   |      |
|                          |                                                                                                         | Gain=8                                                                               | -                     | 37.8/5.4 | -                   |      |
|                          |                                                                                                         | Gain=16                                                                              | -                     | 40.5/2.7 | -                   |      |
| PGA gain error           | PGA gain error                                                                                          | -                                                                                    | -1%                   | -        | 1%                  | -    |
| I <sub>bias</sub>        | OPAMP input bias current                                                                                | -                                                                                    | -                     | -        | ±0.2 <sup>(4)</sup> | μA   |
| PGA BW                   | PGA bandwidth for different non<br>inverting gain                                                       | PGA Gain = 2,<br>C <sub>load</sub> = 50pF,<br>R <sub>load</sub> = 4 KΩ               | -                     | 4        | -                   | MHz  |
|                          |                                                                                                         | PGA Gain = 4,<br>C <sub>load</sub> = 50pF,<br>R <sub>load</sub> = 4 KΩ               | -                     | 2        | -                   |      |
|                          |                                                                                                         | PGA Gain = 8,<br>C <sub>load</sub> = 50pF,<br>R <sub>load</sub> = 4 KΩ               | -                     | 1        | -                   |      |
|                          |                                                                                                         | PGA Gain = 16,<br>C <sub>load</sub> = 50pF,<br>R <sub>load</sub> = 4 KΩ              | -                     | 0.5      | -                   |      |

### Device marking for LQFP32

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

**Figure 35. LQFP32 marking example (package top view)**




1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### Device marking for LQFP48

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

**Figure 38. LQFP48 marking example (package top view)**




1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

## 7.4 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.

Figure 39. LQFP64 package outline



1. Drawing is not to scale.

Table 77. LQFP64 package mechanical data

| Symbol | millimeters |        |       | inches <sup>(1)</sup> |        |        |
|--------|-------------|--------|-------|-----------------------|--------|--------|
|        | Min         | Typ    | Max   | Min                   | Typ    | Max    |
| A      | -           | -      | 1.600 | -                     | -      | 0.0630 |
| A1     | 0.050       | -      | 0.150 | 0.0020                | -      | 0.0059 |
| A2     | 1.350       | 1.400  | 1.450 | 0.0531                | 0.0551 | 0.0571 |
| b      | 0.170       | 0.220  | 0.270 | 0.0067                | 0.0087 | 0.0106 |
| c      | 0.090       | -      | 0.200 | 0.0035                | -      | 0.0079 |
| D      | 11.800      | 12.000 | -     | -                     | 0.4724 | -      |
| D1     | 9.800       | 10.000 | -     | -                     | 0.3937 | -      |
| E      | -           | 12.000 | -     | -                     | 0.4724 | -      |
| E1     | -           | 10.000 | -     | -                     | 0.3937 | -      |
| e      | -           | 0.500  | -     | -                     | 0.0197 | -      |