



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	51
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12К х 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 21x12b; D/A 3x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f334r6t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Up to 3 USARTs, one with ISO/IEC 7816 interface, LIN, IrDA, modem control
- 96-bit unique ID
- All packages ECOPACK[®]2
- Debug mode: serial wire debug (SWD), JTAG

Table 1. Device summary

Reference	Part number
STM32F334Kx	STM32F334K4/K6/K8
STM32F334Cx	STM32F334C4/C6/C8
STM32F334Rx	STM32F334R4/R6/R8



		3.14.1	217 ps high-resolution timer (HRTIM1)	23
		3.14.2	Advanced timer (TIM1)	23
		3.14.3	General-purpose timers (TIM2, TIM3, TIM15, TIM16, TIM17)	24
		3.14.4	Basic timers (TIM6 and TIM7)	24
		3.14.5	Independent watchdog	24
		3.14.6	Window watchdog	24
		3.14.7	SysTick timer	25
	3.15	Real-tir	ne clock (RTC) and backup registers	. 25
	3.16	Comm	unication interfaces	. 26
		3.16.1	Inter-integrated circuit interface (I ² C)	26
		3.16.2	Universal synchronous / asynchronous receivers / transmitters (USARTs)	27
		3.16.3	Serial peripheral interface (SPI)	27
		3.16.4	Controller area network (CAN)	28
	3.17	Infrared	d transmitter	. 28
	3.18	Touch s	sensing controller (TSC)	. 28
	2.40	Develo	pment support	. 30
	3.19	Develo		
	3.19	3.19.1	Serial wire JTAG debug port (SWJ-DP)	30
4 5	Pinou	3.19.1 ut and p	Serial wire JTAG debug port (SWJ-DP) Din descriptions Oping	30 . 31 . 41
4 5 6	Pinou Memo Elect	3.19.1 ut and p ory map	Serial wire JTAG debug port (SWJ-DP) Din descriptions Oping aracteristics	30 . 31 . 41 . 44
4 5 6	Pinou Memo Elect	3.19.1 ut and p ory map rical ch Parame	Serial wire JTAG debug port (SWJ-DP) Din descriptions Oping aracteristics eter conditions	30 . 31 . 41 . 44 . 44
4 5 6	Pinou Memo Elect 6.1	3.19.1 ut and p ory map rical ch Parame 6.1.1	Serial wire JTAG debug port (SWJ-DP) Din descriptions Oping aracteristics eter conditions Minimum and maximum values	30 . 31 . 41 . 44 44
4 5 6	Pinor Memo Elect 6.1	3.19.1 at and p ory map rical ch Parame 6.1.1 6.1.2	Serial wire JTAG debug port (SWJ-DP) Din descriptions Oping aracteristics eter conditions Minimum and maximum values Typical values	30 . 31 . 41 . 44 44 44
4 5 6	Pinor Memo Elect 6.1	3.19.1 at and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3	Serial wire JTAG debug port (SWJ-DP) Din descriptions Oping aracteristics eter conditions Minimum and maximum values Typical values Typical curves	30 . 31 . 41 . 44 44 44 44
4 5 6	Pinou Memo Elect 6.1	3.19.1 at and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4	Serial wire JTAG debug port (SWJ-DP) Din descriptions Dping aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor	30 . 31 . 41 . 44 44 44 44 44
4 5 6	Pinou Memo Elect 6.1	3.19.1 at and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5	Serial wire JTAG debug port (SWJ-DP)	30 . 31 . 41 . 44 44 44 44 44 44
4 5 6	Pinor Memo Elect 6.1	3.19.1 at and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	Serial wire JTAG debug port (SWJ-DP)	30 31 41 44 44 44 44 44 44 45
4 5 6	Pinou Memo Elect 6.1	3.19.1 at and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7	Serial wire JTAG debug port (SWJ-DP) bin descriptions oping	30 . 31 . 41 . 44 44 44 44 44 44 45 46
4 5 6	Pinou Memo Elect 6.1	3.19.1 at and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu	Serial wire JTAG debug port (SWJ-DP) Din descriptions Din descri	30 . 31 . 41 . 44 44 44 44 44 44 44 45 46 47
4 5 6	6.2 6.3	3.19.1 at and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolur Operat	Serial wire JTAG debug port (SWJ-DP)	30 . 31 . 41 . 44 44 44 44 44 44 45 46 47 49
4 5 6	 Finor Memory Elect 6.1 6.2 6.3 	3.19.1 ut and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1	Serial wire JTAG debug port (SWJ-DP) bin descriptions oping aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Input voltage on a pin Power-supply scheme Measurement of the current consumption te maximum ratings ing conditions	30 . 31 . 41 . 44 44 44 44 44 44 45 46 47 49 49
4 5 6	 Pinot Memory Elect 6.1 6.2 6.3 	3.19.1 ut and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operatt 6.3.1 6.3.2	Serial wire JTAG debug port (SWJ-DP) bin descriptions oping aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Input voltage on a pin Power-supply scheme Measurement of the current consumption te maximum ratings ing conditions General operating conditions Operating conditions at power-up / power-down	30 . 31 . 41 . 44 44 44 44 44 44 45 46 47 49 49 50
4 5 6	 Pinot Memory Elect 6.1 6.2 6.3 	3.19.1 at and p ory map rical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operati 6.3.1 6.3.2 6.3.3	Serial wire JTAG debug port (SWJ-DP) Din descriptions oping aracteristics eter conditions Minimum and maximum values Typical values Typical curves Loading capacitor Input voltage on a pin Power-supply scheme Measurement of the current consumption te maximum ratings General operating conditions Operating conditions at power-up / power-down Characteristics of the embedded reset and power-control block	30 . 31 . 41 . 44 44 44 44 44 44 45 46 47 49 49 50 50

DocID025409 Rev 5



3.5 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Interconnect source	Interconnect destination	Interconnect action
	TIMx	Timers synchronization or chaining
TIMx	ADCx DACx	Conversion triggers
	DMA	Memory to memory transfer trigger
	COMPx	Comparator output blanking
COMPx	TIMx	Timer input: ocrefclear input, input capture
ADCx	TIM/HRTIM1	Timer triggered by analog watchdog
GPIO RTCCLK HSE/32 MC0	TIM16	Clock source used as input channel for HSI and LSI calibration
CSS CPU (hard fault) RAM (parity error) COMPx PVD GPIO	TIM1 TIM15, 16, 17	Timer break
	TIMx	External trigger, timer break
GPIO	ADCx DACx	Conversion external trigger
DACx	COMPx	Comparator inverting input
HRTIM1	DACx/ADCx	Conversion trigger
COMPx	HRTIM1	COMPx output is an input event or a fault input for HRTIM1
OPAMP2	HRTIM1	OPAMP2 output is an input event for HRTIM1
GPIO	HRTIM1	External fault/event/ Synchro inputs for HRTIM1
HRTIM1	GPIO	Synchro output for HRTIM1

Table 4.	STM32F334x4/6/8	peri	oheral	intercor	nect i	matrix
		P0.1	onorai			matrix

Note: For more details about the interconnect actions, refer to the corresponding sections in the RM0364 reference manual.



3.14.3 General-purpose timers (TIM2, TIM3, TIM15, TIM16, TIM17)

There are up to three general-purpose timers embedded in the STM32F334x4/6/8 (see *Table 5* for differences), that can be synchronized. Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2 and TIM3

They are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/down counter and 32-bit prescaler
- TIM3 has a 16-bit auto-reload up/down counter and 16-bit prescaler

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

• TIM15, 16 and 17

These three timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.14.4 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

3.14.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.14.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.



3.16.2 Universal synchronous / asynchronous receivers / transmitters (USARTs)

The STM32F334x4/6/8 devices have three embedded universal synchronous receivers/transmitters (USART1, USART2 and USART3).

The USART interfaces are able to communicate at speeds of up to 9 Mbits/s.

USART1 provides hardware management of the CTS and RTS signals. It supports IrDA SIR ENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode and has LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

The features available in the USART interfaces are showed below in Table 8.

USART modes/features ⁽¹⁾	USART1	USART2 USART3
Hardware flow control for modem	Х	Х
Continuous communication using DMA	Х	Х
Multiprocessor communication	Х	Х
Synchronous mode	Х	Х
Smartcard mode	Х	-
Single-wire half-duplex communication	Х	Х
IrDA SIR ENDEC block	Х	-
LIN mode	Х	-
Dual clock domain and wakeup from Stop mode	Х	-
Receiver timeout interrupt	Х	-
Modbus communication	Х	-
Auto baud rate detection	Х	-
Driver Enable	Х	Х

Table	8	USART	features
Table	υ.	OUAILI	icatul c3

1. X = supported.

3.16.3 Serial peripheral interface (SPI)

A SPI interface allows to communicate up to 18 Mbits/s in slave and master modes in fullduplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

The features available in SPI1 are showed below in *Table 9*.

Table 9	STM32F334x4/6/8	SPI im	plementation
---------	-----------------	--------	--------------

SPI features ⁽¹⁾	SPI1
Hardware CRC calculation	Х
Rx/Tx FIFO	Х



Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 9800 - 0x4000 9BFF	1 K	DAC2
	0x4000 7800 - 0x4000 97FF	8 K	Reserved
	0x4000 7400 - 0x4000 77FF	1 K	DAC1
	0x4000 7000 - 0x4000 73FF	1 K	PWR
	0x4000 6800 - 0x4000 6FFF	2 K	Reserved
	0x4000 6400 - 0x4000 67FF	1 K	bxCAN
	0x4000 5800 - 0x4000 63FF	3 K	Reserved
	0x4000 5400 - 0x4000 57FF	1 K	I2C1
	0x4000 4C00 - 0x4000 53FF	2 K	Reserved
	0x4000 4800 - 0x4000 4BFF	1 K	USART3
APB1	0x4000 4400 - 0x4000 47FF	1 K	USART2
	0x4000 3400 - 0x4000 43FF	2 K	Reserved
	0x4000 3000 - 0x4000 33FF	1 K	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG
	0x4000 2800 - 0x4000 2BFF	1 K	RTC
	0x4000 1800 - 0x4000 27FF	4 K	Reserved
	0x4000 1400 - 0x4000 17FF	1 K	TIM7
	0x4000 1000 - 0x4000 13FF	1 K	TIM6
	0x4000 0800 - 0x4000 0FFF	2 K	Reserved
	0x4000 0400 - 0x4000 07FF	1 K	TIM3
	0x4000 0000 - 0x4000 03FF	1 K	TIM2
-	0x2000 3000 - 3FFF FFFF	~512 M	Reserved
-	0x2000 0000 - 0x2000 2FFF	12 K	SRAM
-	0x1FFF F800 - 0x1FFF FFFF	2 K	Option bytes
-	0x1FFF D800 - 0x1FFF F7FF	8 K	System memory
-	0x1000 2000 - 0x1FFF D7FF	~256 M	Reserved
-	0x1000 0000 - 0x1000 0FFF	4 K	CCM RAM
-	0x0804 0000 - 0x0FFF FFFF	~128 M	Reserved
-	0x0800 0000 - 0x0800 FFFF	64 K	Main Flash memory
-	0x0004 0000 - 0x07FF FFFF	~128 M	Reserved
-	0x0000 000 - 0x0000 FFFF	64 K	Main Flash memory, system memory or SRAM depending on BOOT configuration

Table 15	STM22E224-4/6/0	norinhoral	regioter b		addraaaaa	(aantinuad)
Table 15.	31 WJZF 334X4/0/0	periprierai	register i	Joundary	auuresses	(continueu)



6.1.6 Power-supply scheme



Figure 10. Power-supply scheme

Caution: Each power-supply pair (V_{DD}/V_{SS}, V_{DDA}/V_{SSA} etc..) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



		Conditions		Ту		
Symbol	Parameter		^f нс∟к	Peripherals enabled	Peripherals disabled	Unit
			72 MHz	70.6	25.2	
			64 MHz	60.3	22.6	1
			48 MHz	46.0	17.3	1
			32 MHz	31.3	12.0	1
			24 MHz	25.0	9.3	1
	Supply current in		16 MHz	16.2	6.5	^
DD	V _{DD} supply		8 MHz	8.4	3.55	
			4 MHz	4.75	2.21	1
			2 MHz	2.81	1.52	-
			1 MHz	1.82	1.17	
			500 kHz	1.34	0.94	
		Running from HSE crystal clock 8 MHz, code executing from Flash	125 kHz	0.93	0.82	
			72 MHz	240.0	234.0	-
			64 MHz	209.9	208.6	
			48 MHz	154.5	153.5	
			32 MHz	104.1	103.6	1
			24 MHz	80.2	80.0	- - μΑ -
ı (1)(2)	Supply current in		16 MHz	56.8	56.6	
'DDA`´´`	V _{DDA} supply		8 MHz	1.14	1.14	
			4 MHz	1.14	1.14	
			2 MHz	1.14	1.14	
			1 MHz	1.14	1.14	
			500 kHz	1.14	1.14	
			125 kHz	1.14	1.14	1

Table 30. Typical current consumption in Run mode, code with data processingrunning from Flash memory

1. V_{DDA} supervisor is OFF.

2. When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.



				Ту			
Symbol	Parameter	Conditions	^f нсLк	Peripherals enabled	Peripherals disabled	Unit	
			72 MHz	51.8	6.3		
			64 MHz	46.4	5.7		
			48 MHz	35.0	4.40		
			32 MHz	23.7	3.13		
			24 MHz	18.0	2.49		
1	Supply current in		16 MHz	12.2	1.85	m ^	
'DD	V _{DD} supply		8 MHz	6.2	0.99	mA	
		Running from HSE crystal clock 8 MHz,	4 MHz	3.68	0.88		
			2 MHz	2.26	0.80		
			1 MHz	1.55	0.76		
			500 kHz	1.20	0.74		
			125 kHz	0.89	0.72		
		code executing from	72 MHz	239.0	236.7		
			64 MHz	209.4	207.8		
			48 MHz	154.0	152.9		
			32 MHz	103.7	103.2		
			24 MHz	80.1	79.8		
(1) (2)	Supply current in		16 MHz	56.7	56.6		
'DDA` / ` /	V _{DDA} supply		8 MHz	1.14	1.14	μΑ	
			4 MHz	1.14	1.14		
			2 MHz	1.14	1.14		
			1 MHz	1.14	1.14		
			500 kHz	1.14	1.14		
			125 kHz	1.14	1.14		

Table 31.	Typical cu	urrent cons	umption i	n Sleep	mode, co	de running	from Flash	or RAM

1. V_{DDA} supervisor is OFF.

2. When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 50: I/O static characteristics*.

DocID025409 Rev 5



For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 33: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the MCU supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C = C_{INT} + C_{EXT+CS}





Figure 16. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

6.3.8 Internal clock source characteristics

The parameters given in *Table 40* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 19*.

High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
f _{HSI}	Frequency	-	-	8	-	MHz	
TRIM	HSI user trimming step	-	-	-	1 ⁽²⁾	%	
DuCy _(HSI)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	%	
100		T _A =40 to 105 °C	-2.8 ⁽³⁾	-	3.8 ⁽³⁾		
	Accuracy of the HSI oscillator (factory calibrated)	T _A = −10 to 85 °C	-1.9 ⁽³⁾	-	2.3 ⁽³⁾	%	
		T _A = 0 to 85 °C	-1.9 ⁽³⁾	-	2 ⁽³⁾		
ACCHSI		T _A = 0 to 70 °C	-1.3 ⁽³⁾	-	2 ⁽³⁾		
		T _A = 0 to 55 °C	-1 ⁽³⁾	-	2 ⁽³⁾		
		$T_A = 25 \ ^{\circ}C^{(4)}$	-1	-	1		
t _{su(HSI)}	HSI oscillator startup time	-	1 ⁽²⁾	-	2 ⁽²⁾	μs	
I _{DDA(HSI)}	HSI oscillator power consumption	-	-	80	100 ⁽²⁾	μA	

Table 40. HSI oscillator characteristics⁽¹⁾

1. V_{DDA} = 3.3 V, T_A = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design, not tested in production.

3. Data based on characterization results, not tested in production.

4. Factory calibrated, parts not soldered



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 17*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 17*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 47: ESD absolute maximum ratings* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 19*. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	2.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +20 mA	-	1.3	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +6 mA	-	0.4	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	2 V < V _{DD} < 2.7 V	V _{DD} -0.4	-	
V _{OLFM+} ⁽¹⁾⁽⁴⁾	Output low level voltage for an FTf I/O pin in FM+ mode	I _{IO} = +20 mA 2.7 V < V _{DD} < 3.6 V	-	0.4	

Table 51. Output voltage characteristics

1. The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 17* and the sum of I_{IO} (I/O ports and control pins) must not exceed $\Sigma I_{IO(PIN)}$.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 17* and the sum of I_{IO} (I/O ports and control pins) must not exceed $\Sigma I_{IO(PIN)}$.

4. Data based on design simulation.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 22* and *Table 66*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 19*.





Figure 22. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 50*).

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 19*.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	-	-	-	0.3V _{DD} + 0.07 ⁽¹⁾	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	-	0.445V _{DD} + 0.398 ⁽¹⁾	-	-	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse	-	-	-	100 ⁽¹⁾	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse	_	500 ⁽¹⁾	-	-	ns

 Table 53. NRST pin characteristics

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).



Electrical characteristics

Symbol	Parameter	(Conditions		Min (3)	Тур	Max (3)	Unit
			Single ended	Fast channel 5.1 Ms	-	±4	±4.5	
ст	Total		Single ended	Slow channel 4.8 Ms	-	±5.5	±6	
	error		Differential	Fast channel 5.1 Ms	-	±3.5	±4	
			Dillerential	Slow channel 4.8 Ms	-	±3.5	±4	
			Single ended	Fast channel 5.1 Ms	-	±2	±2	
EO Offset error		Single ended	Slow channel 4.8 Ms	-	±1.5	±2		
		Differential	Fast channel 5.1 Ms	-	±1.5	±2		
		Dillerential	Slow channel 4.8 Ms	-	±1.5	±2		
				Fast channel 5.1 Ms	-	±3	±4	
EG Gain error		Single ended	Slow channel 4.8 Ms	-	±5	±5.5		
		Differential	Fast channel 5.1 Ms	-	±3	±3	LOD	
			Differential	Slow channel 4.8 Ms	-	±3	±3.5	
	ADC clock freq <72 MHz	Single ended	Fast channel 5.1 Ms	-	±1	±1		
	Differential	Sampling freq. \leq 5 Msps		Slow channel 4.8 Ms	-	±1	±1	
ED	error	V _{DDA} = 3.3 V	Differential	Fast channel 5.1 Ms	-	±1	±1	
		25°C	Dillerential	Slow channel 4.8 Ms	-	±1	±1	1
			Single ended	Fast channel 5.1 Ms	-	±1.5	±2	
-	Integral		Single ended	Slow channel 4.8 Ms	-	±2	±3	1
	error		D."	Fast channel 5.1 Ms	-	±1.5	±1.5	
			Dillerential	Slow channel 4.8 Ms	-	±1.5	±2	
			Cingle ended	Fast channel 5.1 Ms	10.8	10.8	-	
ENOB	Effective		Single ended	Slow channel 4.8 Ms	10.8	10.8	-	hit
(4)	bits		Differential	Fast channel 5.1 Ms	11.2	11.3	-	- bit
			Dillerential	Slow channel 4.8 Ms	11.2	11.3	-	
Circal to			Cingle ended	Fast channel 5.1 Ms	66	67	-	
Sign SINAD nois	noise and			Slow channel 4.8 Ms	66	67	-	dD
(4)	distortion		Differential	Fast channel 5.1 Ms	69	70	-	uБ
	Tallu		Dillerential	Slow channel 4.8 Ms	69	70	-	

Table 66. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾



Symbol	Parameter	C	Min (3)	Тур	Max (3)	Unit		
SNR ⁽⁴⁾ Signal-to- noise ratio			Single ended	Fast channel 5.1 Ms	66	67	-	
		Single ended Slow channel 4	Slow channel 4.8 Ms	66	67	-		
	noise ratio	ADC clock freq. ≤ 72 MHz Sampling freq ≤ 5 Msps	Differential	Fast channel 5.1 Ms	69	70	-	
				Slow channel 4.8 Ms	69	70	-	dB
	V _{DDA} = 3.3 V	Cingle and d	Fast channel 5.1 Ms	-	-80	-80	uВ	
THD ⁽⁴⁾	Total	otal 25°C armonic listortion	Single ended	Slow channel 4.8 Ms	-	-78	-77	
	distortion		Differential	Fast channel 5.1 Ms	-	-83	-82	
				Slow channel 4.8 Ms	-	-81	-80	

Table 66. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾ (continued)

1. ADC DC accuracy values are measured after internal calibration.

 ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.14 does not affect the ADC accuracy.

3. Data based on characterization results, not tested in production.

4. Value measured with a -0.5 dB full scale 50 kHz sine wave input signal.

Table 67. ADC accuracy ⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	C	Conditions		Min ⁽⁴⁾	Max (4)	Unit
			Single ended	Fast channel 5.1 Ms	-	±6.5	LSB
FT	Total			Slow channel 4.8 Ms	-	±6.5	
	error		Differential	Fast channel 5.1 Ms	-	±4	
			Differential	Slow channel 4.8 Ms	-	±4.5	
			Single ended	Fast channel 5.1 Ms	-	±3	
FO	Offset error	or		Slow channel 4.8 Ms	-	±3	
			Differential	Fast channel 5.1 Ms	-	±2.5	
		ADC clock freq. \leq 72 MHz, Sampling freq. \leq 5 Msps	Differentia	Slow channel 4.8 Ms	-	±2.5	
		2.0 V \leq V _{DDA} \leq 3.6 V	Single ended	Fast channel 5.1 Ms	-	±6	
FC	Cain arrar			Slow channel 4.8 Ms	-	±6	
EG	Gainentoi		Differential	Fast channel 5.1 Ms	-	±3.5	
			Dinoronital	Slow channel 4.8 Ms	-	±4	
			Single ended	Fast channel 5.1 Ms	-	±1.5	
ED	Differential			Slow channel 4.8 Ms	-	±1.5	
	error		Differential	Fast channel 5.1 Ms	-	±1.5	
				Slow channel 4.8 Ms	-	±1.5	



Symbol	Parameter	Test condition	IS	Тур	Max ⁽³⁾	Unit
CT. Tatal up ad	Total upadiusted error		Fast channel	±2.5	±5	
			Slow channel	±3.5	±5	
FO	=0 Offset error		Fast channel	±1	±2.5	
	Oliset error	ADC Freq < 72 MHz	Slow channel	±1.5	±2.5	
FC		Sampling Freq ≤ 1MSPS	Fast channel	±2	±3	
EG	Gainenoi	2.4 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V Single-ended mode	Slow channel	±3	±4	LOD
ED	Differential linearity error		Fast channel	±0.7	± 2	
ED			Slow channel	±0.7	±2	
EL	Integral linearity array		Fast channel	±1	±3	1
	integral intearity error		Slow channel	±1.2	±3	

Table 68. ADC accuracy⁽¹⁾⁽²⁾ at 1MSPS

1. ADC DC accuracy values are measured after internal calibration.

 ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.. Any positive injection current within the limits specified for IINJ(PIN) and ∑IINJ(PIN) in Section 6.3.14: I/O port characteristics does not affect the ADC accuracy.

3. Data based on characterization results, not tested in production.



Figure 28. ADC accuracy characteristics

57

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
		 @ 1KHz, Output loaded with 4 KΩ 	-	109	-		
en	Voltage noise density	@ 10KHz, Output loaded with 4 KΩ	_	43	_	$\frac{nV}{\sqrt{Hz}}$	

Table 71. Operational amplifier characteristics ⁽¹⁾	(continued)
--	-------------

1. Guaranteed by design, not tested in production.

2. The saturation voltage can also be limited by the ${\sf I}_{\sf load}.$

 R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1

4. Mostly TTa I/O leakage, when used in analog mode.



Figure 32. OPAMP Voltage Noise versus Frequency



7.2 LQFP32 package information

LQFP32 is a 32-pin, 7 x 7mm low-profile quad flat package.



Figure 33. LQFP32 package outline

1. Drawing is not to scale.

Table 75	LQFP32 r	nechanical	data
----------	----------	------------	------

Symbol	Millimeters			Inches ⁽¹⁾		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571



7.4 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.



Figure 39. LQFP64 package outline

1. Drawing is not to scale.

Symbol		millimeters		inches ⁽¹⁾			
	Min	Тур	Мах	Min	Тур	Мах	
A	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
с	0.090	-	0.200	0.0035	-	0.0079	
D	11.800	12.000	-	-	0.4724	-	
D1	9.800	10.000	-	-	0.3937	-	
E	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	
е	-	0.500	-	-	0.0197	-	



Example: high-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 82$ °C (measured according to JESD51-2), $I_{DDmax} = 50$ mA, $V_{DD} = 3.5$ V, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8$ mA, $V_{OL} = 0.4$ V and maximum 8 I/Os used at the same time in output mode at low level with $I_{OL} = 20$ mA, $V_{OL} = 1.3$ V $P_{INTmax} = 50$ mA × 3.5 V = 175 mW $P_{IOmax} = 20 \times 8$ mA × 0.4 V + 8 × 20 mA × 1.3 V = 272 mW This gives: $P_{INTmax} = 175$ mW and $P_{IOmax} = 272$ mW $P_{Dmax} = 175 + 272 = 447$ mW

Thus: P_{Dmax} = 447 mW

Using the values obtained in *Table 78* T_{Jmax} is calculated as follows:

– For LQFP64, 45 °C/W

T_{Jmax} = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.1 °C = 102.1 °C

This is within the range of the suffix 6 version parts ($-40 < T_J < 105 \text{ °C}$).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 79: Ordering information scheme*).

