



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 21x12b; D/A 3x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f334r8t6tr

# **Contents**

1	Intro	duction		9
2	Desc	ription		10
3	Func	tional o	overview	13
	3.1		Cortex <sup>®</sup> -M4 core with FPU with embedded Flash	13
	3.2	Memor	ies	13
		3.2.1	Embedded Flash memory	13
		3.2.2	Embedded SRAM	13
		3.2.3	Boot modes	14
	3.3	Cyclic r	redundancy check calculation unit (CRC)	14
	3.4	Power	management	14
		3.4.1	Power supply schemes	14
		3.4.2	Power supply supervisor	14
		3.4.3	Voltage regulator	15
		3.4.4	Low-power modes	15
	3.5	Interco	nnect matrix	16
	3.6	Clocks	and startup	17
	3.7	Genera	al-purpose inputs/outputs (GPIOs)	19
	3.8	Direct r	memory access (DMA)	19
	3.9	Interrup	ots and events	19
		3.9.1	Nested vectored interrupt controller (NVIC)	
		3.9.2	Extended interrupt/event controller (EXTI)	19
	3.10	Fast ar	nalog-to-digital converter (ADC)	20
		3.10.1	Temperature sensor	20
		3.10.2	Internal voltage reference (VREFINT)	20
		3.10.3	V <sub>BAT</sub> battery voltage monitoring	21
		3.10.4	OPAMP2 reference voltage (VOPAMP2)	21
	3.11	Digital-	to-analog converter (DAC)	21
	3.12	Operat	ional amplifier (OPAMP)	21
	3.13	Ultra-fa	ast comparators (COMP)	22
	3.14		and watchdogs	
			-	

# List of tables

Table 1.	Device summary	2
Table 2.	STM32F334x4/6/8 family device features and peripheral counts	10
Table 3.	V <sub>DDA</sub> ranges for analog peripherals	14
Table 4.	STM32F334x4/6/8 peripheral interconnect matrix	16
Table 5.	Timer feature comparison	
Table 6.	Comparison of I <sup>2</sup> C analog and digital filters	
Table 7.	STM32F334x4/6/8 I <sup>2</sup> C implementation	26
Table 8.	USART features	
Table 9.	STM32F334x4/6/8 SPI implementation	
Table 10.	Capacitive sensing GPIOs available on STM32F334x4/6/8 devices	29
Table 11.	No. of capacitive sensing channels available on STM32F334x4/6/8 devices	29
Table 12.	Legend/abbreviations used in the pinout table	33
Table 13.	STM32F334x4/6/8 pin definitions	33
Table 14.	Alternate functions	39
Table 15.	STM32F334x4/6/8 peripheral register boundary addresses	42
Table 16.	Voltage characteristics	47
Table 17.	Current characteristics	48
Table 18.	Thermal characteristics	48
Table 19.	General operating conditions	
Table 20.	Operating conditions at power-up / power-down	50
Table 21.	Embedded reset and power control block characteristics	50
Table 22.	Programmable voltage detector characteristics	51
Table 23.	Embedded internal reference voltage	51
Table 24.	Internal reference voltage calibration values	52
Table 25.	Typical and maximum current consumption from $V_{DD}$ supply at $V_{DD} = 3.6V \dots$	53
Table 26.	Typical and maximum current consumption from the V <sub>DDA</sub> supply	54
Table 27.	Typical and maximum V <sub>DD</sub> consumption in Stop and Standby modes	
Table 28.	Typical and maximum V <sub>DDA</sub> consumption in Stop and Standby modes	55
Table 29.	Typical and maximum current consumption from V <sub>BAT</sub> supply	55
Table 30.	Typical current consumption in Run mode, code with data processing	
	running from Flash memory	57
Table 31.	Typical current consumption in Sleep mode, code running from Flash or RAM	
Table 32.	Switching output I/O current consumption	60
Table 33.	Peripheral current consumption	61
Table 34.	Low-power mode wakeup timings	63
Table 35.	Wakeup time using USART	63
Table 36.	High-speed external user clock characteristics	64
Table 37.	Low-speed external user clock characteristics	64
Table 38.	HSE oscillator characteristics	
Table 39.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	67
Table 40.	HSI oscillator characteristics	
Table 41.	LSI oscillator characteristics	69
Table 42.	PLL characteristics	
Table 43.	Flash memory characteristics	
Table 44.	Flash memory endurance and data retention	
Table 45.	EMS characteristics	
Table 46.	EMI characteristics	
Table 47	FSD absolute maximum ratings	72



## 3.5 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Table 4. STM32F334x4/6/8 peripheral interconnect matrix

Interconnect source	Interconnect destination	Interconnect action
	TIMx	Timers synchronization or chaining
TIMx	ADCx DACx	Conversion triggers
	DMA	Memory to memory transfer trigger
	COMPx	Comparator output blanking
COMPx	TIMx	Timer input: ocrefclear input, input capture
ADCx	TIM/HRTIM1	Timer triggered by analog watchdog
GPIO RTCCLK HSE/32 MC0	TIM16	Clock source used as input channel for HSI and LSI calibration
CSS CPU (hard fault) RAM (parity error) COMPx PVD GPIO	TIM1 TIM15, 16, 17	Timer break
	TIMx	External trigger, timer break
GPIO	ADCx DACx	Conversion external trigger
DACx	COMPx	Comparator inverting input
HRTIM1	DACx/ADCx	Conversion trigger
COMPx	HRTIM1	COMPx output is an input event or a fault input for HRTIM1
OPAMP2	HRTIM1	OPAMP2 output is an input event for HRTIM1
GPIO	HRTIM1	External fault/event/ Synchro inputs for HRTIM1
HRTIM1	GPIO	Synchro output for HRTIM1

Note: For more details about the interconnect actions, refer to the corresponding sections in the RM0364 reference manual.



#### 3.14.1 217 ps high-resolution timer (HRTIM1)

The high-resolution timer (HRTIM1) allows generating digital signals with high-accuracy timings, such as PWM or phase-shifted pulses.

It consists of 6 timers, 1 master and 5 slaves, totaling 10 high-resolution outputs, which can be coupled by pairs for deadtime insertion. It also features 5 fault inputs for protection purposes and 10 inputs to handle external events such as current limitation, zero voltage or zero current switching.

HRTIM1 timer is made of a digital kernel clocked at 144 MHz followed by delay lines. Delay lines with closed loop control guarantee a 217 ps resolution whatever the voltage, temperature or chip-to-chip manufacturing process deviation. The high-resolution is available on the 10 outputs in all operating modes: variable duty cycle, variable frequency, and constant ON time.

The slave timers can be combined to control multiswitch complex converters or operate independently to manage multiple independent converters.

The waveforms are defined by a combination of user-defined timings and external events such as analog or digital feedbacks signals.

HRTIM1 timer includes options for blanking and filtering out spurious events or faults. It also offers specific modes and features to offload the CPU: DMA requests, burst mode controller, push-pull and resonant mode.

It supports many topologies including LLC, Full bridge phase shifted, buck or boost converters, either in voltage or current mode, as well as lighting application (fluorescent or LED). It can also be used as a general purpose timer, for instance to achieve high-resolution PWM-emulated DAC.

In debug mode, the HRTIM1 counters can be frozen and the PWM outputs enter safe state.

#### 3.14.2 Advanced timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in *Section 3.14.3* using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.



### 3.14.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

## 3.15 Real-time clock (RTC) and backup registers

The RTC and the 5 backup registers are supplied through a switch that takes power from either the  $V_{DD}$  supply when present or the VBAT pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present.

They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.



Table 13. STM32F334x4/6/8 pin definitions (continued)

Pi	Pin Number					Pin	functions
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
23	34	46	PA13	I/O	FT	JTMS/SWDAT, TIM16_CH1N, TSC_G4_IO3, IR_OUT, USART3_CTS, EVENTOUT	-
-	35	47	VSS	S	-	-	-
-	36	48	VDD	S	-	-	-
24	37	49	PA14	I/O	FTf	JTCK/SWCLK, TSC_G4_IO4, I2C1_SDA, TIM1_BKIN, USART2_TX, EVENTOUT	-
25	38	50	PA15	I/O	FTf	JTDI, TIM2_CH1/TIM2_ETR, TSC_SYNC, I2C1_SCL, SPI1_NSS, USART2_RX, TIM1_BKIN, HRTIM1_FLT2, EVENTOUT	-
-	-	51	PC10	I/O	FT	EVENTOUT, USART3_TX	-
-	-	52	PC11	I/O	FT	EVENTOUT, HRTIM1_EEV2, USART3_RX	-
-	-	53	PC12	I/O	FT	EVENTOUT, HRTIM1_EEV1, USART3_CK	-
-	-	54	PD2	I/O	FT	EVENTOUT, TIM3_ETR	-
26	39	55	PB3	I/O	FT	JTDO/TRACE SWO, TIM2_CH2, TSC_G5_IO1, SPI1_SCK, USART2_TX, TIM3_ETR, HRTIM1_SCOUT, HRTIM1_EEV9, EVENTOUT	-
27	40	56	PB4	I/O	FT	NJTRST, TIM16_CH1, TIM3_CH1, TSC_G5_IO2, SPI1_MISO, USART2_RX, TIM17_BKIN, HRTIM1_EEV7, EVENTOUT	-



Table 13. STM32F334x4/6/8 pin definitions (continued)

Pi	n Numb	er				Pin functions	
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
28	41	57	PB5	I/O	FT	TIM16_BKIN, TIM3_CH2, I2C1_SMBA, SPI1_MOSI, USART2_CK, TIM17_CH1, HRTIM1_EEV6, EVENTOUT	-
29	42	58	PB6	I/O	FTf	TIM16_CH1N, TSC_G5_IO3, I2C1_SCL, USART1_TX, HRTIM1_SCIN, HRTIM1_EEV4, EVENTOUT	-
30	43	59	PB7	I/O	FTf	TIM17_CH1N, TSC_G5_IO4, I2C1_SDA, USART1_RX, TIM3_CH4, HRTIM1_EEV3, EVENTOUT	-
31	44	60	BOOT0	I	В	-	-
-	45	61	PB8	I/O	FTf	TIM16_CH1, TSC_SYNC, I2C1_SCL, USART3_RX, CAN_RX, TIM1_BKIN, HRTIM1_EEV8, EVENTOUT	-
-	46	62	PB9	I/O	FTf	TIM17_CH1, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, CAN_TX, HRTIM1_EEV5, EVENTOUT	-
32	47	63	VSS	S	-	-	-
1	48	64	VDD	S	-	-	-

- 2. Fast ADC channel.
- 3. These GPIOs offer a reduced touch sensing sensitivity. It is thus recommended to use them as sampling capacitor I/O.

DocID025409 Rev 5 38/115

PC13, PC14 and PC15 are supplied through the power switch. Since the switch sinks only a limited amount of current (3 mA), the use of GPIO PC13 to PC15 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF

- These GPIOs must not be used as current sources (e.g. to drive an LED).

After the first backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the Backup registers which is not reset by the main reset. For details on how to manage these GPIOs, refer to the Battery backup domain and BKP register description sections in the reference manual.




Figure 12. Typical V<sub>BAT</sub> current consumption (LSE and RTC ON/LSEDRV[1:0] = '00')

## **Typical current consumption**

The MCU is placed under the following conditions:

V<sub>DD</sub> = V<sub>DDA</sub> = 3.3 V

56/115

- All I/O pins available on each package are in analog input configuration
- The Flash access time is adjusted to f<sub>HCLK</sub> frequency (0 wait states from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz), and Flash prefetch is ON
- When the peripherals are enabled,  $f_{APB1} = f_{AHB/2}$ ,  $f_{APB2} = f_{AHB}$
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8,16 and 64 is used for the frequencies 4 MHz, 2 MHz, 1 MHz, 500 kHz and 125 kHz respectively.

DocID025409 Rev 5

Table 30. Typical current consumption in Run mode, code with data processing running from Flash memory

				Ту	γp.		
Symbol	Parameter	Conditions	f <sub>HCLK</sub>	Peripherals enabled	Peripherals disabled	Unit	
			72 MHz	70.6	25.2		
			64 MHz	60.3	22.6		
			48 MHz	46.0	17.3		
			32 MHz	31.3	12.0		
			24 MHz	25.0	9.3		
,	Supply current in		16 MHz	16.2	6.5	A	
I <sub>DD</sub>	Run mode from V <sub>DD</sub> supply		8 MHz	8.4	3.55	mA	
			4 MHz	4.75	2.21		
		Running from HSE crystal clock 8 MHz,	2 MHz	2.81	1.52		
			1 MHz	1.82	1.17		
			500 kHz	1.34	0.94		
			125 kHz	0.93	0.82		
		code executing from Flash	72 MHz	240.0	234.0		
		Flasii	64 MHz	209.9	208.6		
			48 MHz	154.5	153.5		
			32 MHz	104.1	103.6		
			24 MHz	80.2	80.0		
(1)(2)	Supply current in		16 MHz	56.8	56.6		
I <sub>DDA</sub> <sup>(1) (2)</sup>	Run mode from V <sub>DDA</sub> supply		8 MHz	1.14	1.14	μA	
			4 MHz	1.14	1.14		
			2 MHz	1.14	1.14	1	
			1 MHz	1.14	1.14	1	
			500 kHz	1.14	1.14		
					1.14	1.14	

<sup>1.</sup>  $V_{DDA}$  supervisor is OFF.

<sup>2.</sup> When peripherals are enabled, the power consumption of the analog part of peripherals such as ADC, DAC, Comparators, OpAmp etc. is not included. Refer to the tables of characteristics in the subsequent sections.

Max. Min. Conditions<sup>(1)</sup> **Symbol Parameter** Unit Typ. (2) LSEDRV[1:0]=00 0.5 0.9 lower driving capability LSEDRV[1:0]=10 medium low driving 1 capability LSE current consumption μΑ  $I_{DD}$ LSEDRV[1:0]=01 medium high driving 1.3 capability LSEDRV[1:0]=11 1.6 higher driving capability LSEDRV[1:0]=00 5 lower driving capability LSEDRV[1:0]=10 medium low driving 8 capability Oscillator μΑ/V  $g_{m}$ transconductance LSEDRV[1:0]=01 medium high driving 15 capability LSEDRV[1:0]=11 25 higher driving capability t<sub>SU(LSE)</sub>(3) Startup time V<sub>DD</sub> is stabilized 2 s

Table 39. LSE oscillator characteristics ( $f_{LSE} = 32.768 \text{ kHz}$ )

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

<sup>2.</sup> Guaranteed by design, not tested in production.

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer.

### 6.3.10 Memory characteristics

#### Flash memory

The characteristics are given at  $T_A = -40$  to 105 °C unless otherwise specified.

Max.<sup>(1)</sup> **Symbol Parameter** Unit **Conditions** Min. Typ.  $T_A = -40 \text{ to } +105 \,^{\circ}\text{C}$ 40 53.5 16-bit programming time 60 μs tprog Page (2 KB) erase time  $T_A = -40 \text{ to } +105 \, ^{\circ}\text{C}$ 20 40 ms t<sub>ERASE</sub> Mass erase time  $T_A = -40 \text{ to } +105 \, ^{\circ}\text{C}$ 20 40 ms  $t_{ME}$ Write mode 10 mΑ Supply current  $I_{DD}$ Erase mode 12 mΑ

Table 43. Flash memory characteristics

Table 44. Flash memory endurance and data retention

Va

Cumbal	Doromotor	Conditions	Value	l lmi4	
Symbol Parameter		Conditions	Min. <sup>(1)</sup>	Unit	
N <sub>END</sub>	Endurance	TA = $-40$ to $+85$ °C (6 suffix versions) TA = $-40$ to $+105$ °C (7 suffix versions)	10	kcycles	
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30		
$t_{RET}$	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	Years	
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	20		

<sup>1.</sup> Data based on characterization results, not tested in production.

#### 6.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 45*. They are based on the EMS levels and classes defined in application note AN1709.



<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> Cycling performed over the whole temperature range.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5~\mu\text{A}/+0~\mu\text{A}$  range), or other functional failure (for example reset occurrence or oscillator frequency deviation). The test results are given in *Table 49: I/O current injection susceptibility*.

Table 49. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
	Injected current on PC0, PC1, PC2, PC3 (TTa pins) and PF1 pin (FT pin)	-0	+5	
I <sub>INJ</sub>	Injected current on PA0, PA1, PA2, PA3, PA4, PA5, PA6, PA7, PC4, PC5, PB0, PB1, PB2, PB12, PB13, PB14, PB15 with induced leakage current on other pins from this group less than -100 µA or more than +900 µA	-5	+5	mA
	Injected current on PB11, other TT, FT, and FTf pins	- 5	NA	
	Injected current on all other TC, TTa and RESET pins	<b>-</b> 5	+5	

Note:

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

### 6.3.14 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in *Table 50* are derived from tests performed under the conditions summarized in *Table 19*. All I/Os are CMOS and TTL compliant.

Table 50. I/O static characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		TT, TC and TTa I/O	-	-	0.3 V <sub>DD</sub> +0.07 <sup>(1)</sup>	
V	Low level input voltage	FT and FTf I/O	-	-	0.475 V <sub>DD</sub> -0.2 <sup>(1)</sup>	
V <sub>IL</sub>		ВООТ0	-	-	0.3 V <sub>DD</sub> -0.3 <sup>(1)</sup>	
		All I/Os except BOOT0	-	-	0.3 V <sub>DD</sub> <sup>(2)</sup>	v
	High level input voltage	TTa and TT I/O	0.445 V <sub>DD</sub> +0.398 <sup>(1)</sup>	-	-	v
V <sub>IH</sub>		FT and FTf I/O	0.5 V <sub>DD+0.2</sub> <sup>(1)</sup>	-	-	
VIH		ВООТ0	0.2 V <sub>DD</sub> +0.95 <sup>(1)</sup>	-	-	
		All I/Os except BOOT0	0.7 V <sub>DD</sub> <sup>(2)</sup>	-	-	



Table 55. HRTIM output response to fault protection<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур.	Max. (2)	Unit
t <sub>LAT(DF)</sub>	Digital fault response latency	Propagation delay from HRTIM1_FLTx digital input to HRTIM_CHxy output pin	-	12	25	
t <sub>W(FLT)</sub>	Minimum Fault pulse width	-	12.5	-	-	ns
t <sub>LAT(AF)</sub>	Analog fault response latency	Propagation delay from comparator COMPx_INP input pin to HRTIM_CHxy output pin	-	25	43	

- 1. Refer to Fault paragraph in HRTIM section of RM0364.
- 2. Data based on characterization results, not tested in production.

Table 56. HRTIM output response to external events 1 to 5 (Low-Latency mode<sup>(1)</sup>)

Symbol	Parameter	Conditions	Min	Тур.	Max (2)	Unit
t <sub>LAT(DEEV)</sub>	Digital external event response latency	Propagation delay from HRTIM1_EEVx digital input to HRTIM_CHxy output pin (30pF load)	-	12	25	ns
t <sub>W(FLT)</sub>	Minimum external event pulse width	-	12.5	-	-	ns
t <sub>LAT(AEEV)</sub>	Analog external event response latency	Propagation delay from comparator COMPx_INP input pin to HRTIM_CHxy output pin (30pF load)	-	25	43	ns
T <sub>JIT(EEV)</sub>	External event response jitter	Jitter of the delay from HRTIM1_EEVx digital input or COMPx_INP input pin to HRTIM_CHxy output pin	-	-	0	t <sub>HRTIM</sub> <sup>(3)</sup>
T <sub>JIT(PW)</sub>	Jitter on output pulse width in response to an external event	-	-	-	1	t <sub>HRTIM</sub> (3)

EEXFAST bit in HRTIM\_EECR1 register is set (Low Latency mode). This functionality is available on external events channels 1 to 5. Refer to Latency to external events paragraph in HRTIM section of RM0364

- 2. Data based on characterization results, not tested in production.
- 3.  $T_{HRTIM} = 1 / f_{HRTIM}$  with  $f_{HRTIM} = 144$  MHz or  $f_{HRTIM} = 128$  MHZ depending on the clock controller configuration. (Refer to Reset and clock control section in RM0364.)

### 6.3.17 Timer characteristics

The parameters given in *Table 59* are guaranteed by design.

Refer to *Section 6.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 59. TIMx<sup>(1)(2)</sup> characteristics

STM32F334x4 STM32F334x6 STM32F334x8

Symbol	Parameter	Conditions	Min.	Max.	Unit	
		-	1	-	t <sub>TIMxCL</sub> K	
t <sub>res(TIM)</sub>	Timer resolution time	f <sub>TIMxCLK</sub> = 72 MHz	13.9	-	ns	
		f <sub>TIM1CLK</sub> = 144 MHz	6.95	-	ns	
f	Timer external clock	-	0	f <sub>TIMxCLK</sub> /2	MHz	
f <sub>EXT</sub>	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 72 MHz	0	36	MHz	
Doo	Timer resolution	TIMx (except TIM2)	-	16	bit	
Res <sub>TIM</sub>	Timer resolution	TIM2	-	32	DIL	
		-	1	65536	t <sub>TIMxCL</sub>	
tCOUNTER	16-bit counter clock period	f <sub>TIMxCLK</sub> = 72 MHz	0.0139	910	μs	
		f <sub>TIM1CLK</sub> = 144 MHz	0.0069	455	μs	
	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCL</sub> K	
	with 32-bit counter	f <sub>TIMxCLK</sub> = 72 MHz	-	59.65	s	
		f <sub>TIM1CLK</sub> = 144 MHz	-	29.825	s	

<sup>1.</sup> TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM15, TIM16 and TIM17 timers.



<sup>2.</sup> Guaranteed by design, not tested in production.




Figure 29. Typical connection diagram using the ADC

- 1. Refer to Table 64 for the values of RAIN.
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.

#### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 10: Power-supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

## 6.3.20 DAC electrical specifications

Table 69. DAC characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>DDA</sub>	Analog supply voltage	-	2.4	-	3.6	V
R <sub>LOAD</sub> <sup>(1)</sup>	Resistive load	DAC output buffer ON (to V <sub>SSA</sub> )	5	-	-	kΩ
R <sub>LOAD</sub> <sup>(1)</sup>	Resistive load	DAC output buffer ON (to V <sub>DDA</sub> )	25	-	-	kΩ
R <sub>O</sub> <sup>(1)</sup>	Output impedance	DAC output buffer OFF	-	-	15	kΩ
C <sub>LOAD</sub> <sup>(1)</sup>	Capacitive load	DAC output buffer ON	-	-	50	pF
V <sub>DAG</sub> OUT <sup>(</sup>	Voltage on DAC_OUT output	Corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{DDA}$ = 3.6 V and (0x155) and (0xEAB) at $V_{DDA}$ = 2.4 V	0.2	-	V <sub>DDA</sub> – 0.2	V
	- Calpat	DAC output buffer OFF	-	0.5	-	mV
		DAG output buller OFF	-	-	V <sub>DDA</sub> - 1LSB	V
I <sub>DDA</sub> <sup>(3)</sup>	DAC DC current consumption in quiescent With no load, middle code (0x800) on the input		380	μА		
Aטטי	mode <sup>(2)</sup>	With no load, worst code (0xF1C) on the input.	-	-	480	μА

Table 71. Operational amplifier characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		@ 1KHz, Output loaded with 4 KΩ	-	109	-	
en	Voltage noise density	@ 10KHz, Output loaded with 4 KΩ	-	43	-	<u>nV</u> √Hz

- 1. Guaranteed by design, not tested in production.
- 2. The saturation voltage can also be limited by the  $I_{load}$ .
- R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1
- 4. Mostly TTa I/O leakage, when used in analog mode.

Figure 32. OPAMP Voltage Noise versus Frequency

1000
1000
1000
Freq [Hz]

## 6.3.23 Temperature sensor (TS) characteristics

Table 72. Temperature sensor (TS) characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	<u>+2</u>	°C
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/°C
V <sub>25</sub>	Voltage at 25 °C	1.34	1.43	1.52	V
t <sub>START</sub> (1)	Startup time	4	-	10	μs
T <sub>S_temp</sub> <sup>(1)(2)</sup>	ADC sampling time when reading the temperature	2.2	-	-	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

Table 73. Temperature sensor (TS) calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3.3 V	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C V <sub>DDA</sub> = 3.3 V	0x1FFF F7C2 - 0x1FFF F7C3

## 6.3.24 V<sub>BAT</sub> monitoring characteristics

Table 74. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	50	-	ΚΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	2	-	
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
T <sub>S_vbat</sub> <sup>(1)(2)</sup>	ADC sampling time when reading the V <sub>BAT</sub> 1mV accuracy	2.2	-	-	μs

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> Shortest sampling time can be determined in the application by multiple iterations.

<sup>2.</sup> Shortest sampling time can be determined in the application by multiple iterations.

### **Device marking for LQFP48**

The following figure gives an example of topside marking orientation versus pin 1 identifier location.




Figure 38. LQFP48 marking example (package top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
samples to run qualification activity.

## 7.4 LQFP64 package information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 39. LQFP64 package outline

1. Drawing is not to scale.

Table 77. LQFP64 package mechanical data

Symbol	Currele el		millimeters		inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	11.800	12.000	-	-	0.4724	_	
D1	9.800	10.000	-	-	0.3937	-	
E	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	
е	-	0.500	-	-	0.0197	-	

# 8 Part numbering

