



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	72MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12К х 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 21x12b; D/A 3x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f334r8t7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2. Clock tree

DocID025409 Rev 5



3.13 Ultra-fast comparators (COMP)

The STM32F334x4/6/8 devices embed three ultra-fast rail-to-rail comparators (COMP2/4/6) which offer the features below:

- Programmable internal or external reference voltage
- Selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 23: Embedded internal reference voltage* for values and parameters of the internal reference voltage.

All comparators can wake up from STOP mode, generate interrupts and breaks for the timers.

3.14 Timers and watchdogs

The STM32F334x4/6/8 includes advanced control timer, 5 general-purpose timers, basic timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementar y outputs
High- resolution timer	HRTIM1 ⁽¹⁾	16-bit	Up	/1 /2 /4 (x2 x4 x8 x16 x32, with DLL)	Yes	10	Yes
Advanced control	TIM1 ⁽¹⁾	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	Yes
General- purpose	TIM2	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM3	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General- purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Table 5. Timer feature comparison

1. TIM1 can be clocked from the PLL x 2 running at 144 MHz .



3.14.1 217 ps high-resolution timer (HRTIM1)

The high-resolution timer (HRTIM1) allows generating digital signals with high-accuracy timings, such as PWM or phase-shifted pulses.

It consists of 6 timers, 1 master and 5 slaves, totaling 10 high-resolution outputs, which can be coupled by pairs for deadtime insertion. It also features 5 fault inputs for protection purposes and 10 inputs to handle external events such as current limitation, zero voltage or zero current switching.

HRTIM1 timer is made of a digital kernel clocked at 144 MHz followed by delay lines. Delay lines with closed loop control guarantee a 217 ps resolution whatever the voltage, temperature or chip-to-chip manufacturing process deviation. The high-resolution is available on the 10 outputs in all operating modes: variable duty cycle, variable frequency, and constant ON time.

The slave timers can be combined to control multiswitch complex converters or operate independently to manage multiple independent converters.

The waveforms are defined by a combination of user-defined timings and external events such as analog or digital feedbacks signals.

HRTIM1 timer includes options for blanking and filtering out spurious events or faults. It also offers specific modes and features to offload the CPU: DMA requests, burst mode controller, push-pull and resonant mode.

It supports many topologies including LLC, Full bridge phase shifted, buck or boost converters, either in voltage or current mode, as well as lighting application (fluorescent or LED). It can also be used as a general purpose timer, for instance to achieve high-resolution PWM-emulated DAC.

In debug mode, the HRTIM1 counters can be frozen and the PWM outputs enter safe state.

3.14.2 Advanced timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in *Section 3.14.3* using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.



Pi	n Numb	er				Pin functions	
LQFP 32	LQFP 48	LQFP 64	Pin name (function after reset)	Pin type	I/O structure	Alternate functions	Additional functions
23	34	46	PA13	I/O	FT	JTMS/SWDAT, TIM16_CH1N, TSC_G4_IO3, IR_OUT, USART3_CTS, EVENTOUT	-
-	35	47	VSS	S	-	-	-
-	36	48	VDD	S	-	-	-
24	37	49	PA14	I/O	FTf	JTCK/SWCLK, TSC_G4_IO4, I2C1_SDA, TIM1_BKIN, USART2_TX, EVENTOUT	-
25	38	50	PA15	I/O	FTf	JTDI, TIM2_CH1/TIM2_ETR, TSC_SYNC, I2C1_SCL, SPI1_NSS, USART2_RX, TIM1_BKIN, HRTIM1_FLT2, EVENTOUT	-
-	-	51	PC10	I/O	FT	EVENTOUT, USART3_TX	-
-	-	52	PC11	I/O	FT	EVENTOUT, HRTIM1_EEV2, USART3_RX	-
-	-	53	PC12	I/O	FT	EVENTOUT, HRTIM1_EEV1, USART3_CK	-
-	-	54	PD2	I/O	FT	EVENTOUT, TIM3_ETR	-
26	39	55	PB3	I/O	FT	JTDO/TRACE SWO, TIM2_CH2, TSC_G5_IO1, SPI1_SCK, USART2_TX, TIM3_ETR, HRTIM1_SCOUT, HRTIM1_EEV9, EVENTOUT	-
27	40	56	PB4	I/O	FT	NJTRST, TIM16_CH1, TIM3_CH1, TSC_G5_IO2, SPI1_MISO, USART2_RX, TIM17_BKIN, HRTIM1_EEV7, EVENTOUT	-

Table 13. STM32F334x4/6/8 pin definitions (continued)



5 Memory mapping



Figure 7. STM32F334x4/6/8 memory map



DocID025409 Rev 5

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Тур.	Max. ⁽¹⁾	Unit
V	RVD throshold 0	Rising edge	2.1	2.18	2.26	
V PVD0		Falling edge	2	2.08	2.16	
V	DVD throshold 1	Rising edge	2.19	2.28	2.37	
VPVD1		Falling edge	2.09	2.18	2.27	
V	D)/D throshold 2	Rising edge	2.28	2.38	2.48	
VPVD2	PVD threshold 2	Falling edge	2.18	2.28	2.38	
V	DVD throshold 2	Rising edge	2.38	2.48	2.58	
V PVD3		Falling edge	2.28	2.38	2.48	V
M	DVD throshold 4	Rising edge	2.47	2.58	2.69	v
VPVD4	PVD threshold 4	Falling edge	2.37	2.48	2.59	
V	D\/D threshold 5	Rising edge	2.57	2.68	2.79	
VPVD5		Falling edge	2.47	2.58	2.69	
V	D)/D throohold 6	Rising edge	2.66	2.78	2.9	
VPVD6		Falling edge	2.56	2.68	2.8	
V	DVD threshold 7	Rising edge	2.76	2.88	3	
VPVD7		Falling edge	2.66	2.78	2.9	
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV
IDD(PVD)	PVD current consumption	-	-	0.15	0.26	μA

Table 22. Programmable voltage detector characteristics

1. Data based on characterization results only, not tested in production.

2. Guaranteed by design, not tested in production.

6.3.4 Embedded reference voltage

The parameters given in *Table 23* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 19*.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit					
V _{REFINT}	Internal reference voltage	–40 °C < T _A < +105 °C	1.20	1.23	1.25	V					
T _{S_vrefint}	ADC sampling time when reading the internal reference voltage	-	2.2	-	-	μs					
V _{RERINT}	Internal reference voltage spread over the temperature range	V _{DD} = 31.8 V ±10 mV	-	-	10 ⁽¹⁾	mV					
T _{Coeff}	Temperature coefficient	-	-	-	100 ⁽¹⁾	ppm/°C					

Table 23. Embedded internal reference voltage

1. Guaranteed by design, not tested in production.



Calibration value name	Description	Memory address
V _{REFINT_CAL}	Raw data acquired at temperature of 30 °C V _{DDA} = 3.3 V	0x1FFF F7BA - 0x1FFF F7BB

Table 24. Internal reference voltage calibration values

6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 11: Scheme of the current-consumption measurement.*

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

Note: The total current consumption is the sum of IDD and IDDA.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 to 72 MHz)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled $f_{PCLK2} = f_{HCLK}$ and $f_{PCLK1} = f_{HCLK/2}$
- When f_{HCLK} > 8 MHz, the PLL is ON and the PLL input is equal to HSI/2 (4 MHz) or HSE (8 MHz) in bypass mode.

The parameters given in *Table 25* to *Table 29* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 19*.



		Conditions			Typ. @ V_{DD} (V_{DD} = V_{DDA})					Max. ⁽¹⁾			
Symbol	Parameter			2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	T _A = 25 °C	T _A = 85 °C	T _A = 105 ° C	Unit
I _{DDA}	Supply current in Stop mode	visor ON	Regulator in run/low- power mode, all oscillators OFF	1.67	1.79	1.91	2.04	2.19	2.35	2.5	5.9	6.2	
	Supply current in Standby mode	Supply current in Standby mode	LSI ON and IWDG ON	2.06	2.24	2.41	2.60	2.80	3.04	-	-	-	
			LSI OFF and IWDG OFF	1.54	1.68	1.78	1.92	2.06	2.22	2.6	3.0	3.8	
	Supply current in Stop mode	isor OFF	Regulator in run/low- power mode, all oscillators OFF	0.97	0.99	1.03	1.07	1.14	1.22	-	-	-	μΑ
	Supply	perv	LSI ON and IWDG ON	1.36	1.44	1.52	1.62	1.76	1.91	-	-	-	
	current in Standby mode	V _{DDA} su	LSI OFF and IWDG OFF	0.86	0.88	0.91	0.95	1.03	1.09	-	-	-	

Table 28. Typical and maximum V_{DDA} consumption in Stop and Standby modes

1. Data based on characterization results, not tested in production.

0k.al	Para meter	Conditions ⁽¹⁾	Typ.@V _{BAT}							Max. @V _{BAT} = 3.6V ⁽²⁾				
Symbol			1.65 V	1.8V	2V	2.4V	2.7V	3V	3.3V	3.6V	T _A = 25°C	T _A = 85° C	T _A = 105°C	Unit
I _{DD_VBAT}	Backup domain	LSE & RTC ON; "Xtal mode" lower driving capability; LSEDRV[1:0] = '00'	0.42	0.44	0.47	0.54	0.60	0.66	0.74	0.82	-	-	-	
	supply current	LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11'	0.71	0.74	0.77	0.85	0.91	0.98	1.06	1.16	-	-	-	μΑ

Table 29. Typical and maximum current consumption from V_{BAT} supply

1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.

2. Data based on characterization results, not tested in production.



6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM})	Electrostatic discharge voltage (human body model)	$T_A = +25 \text{ °C},$ conforming to JESD22- A114	2	2000	V
V _{ESD(CD} M)	Electrostatic discharge voltage (charge device model)	$T_A = +25 \text{ °C},$ conforming to JESD22- C101	II	250	v

Table 47. ESD absolute maximum ratings

1. Data based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 48. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105$ °C conforming to JESD78A	II level A

6.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed V_{OL}/V_{OH}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 17*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 17*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 47: ESD absolute maximum ratings* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 19*. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	V _{DD} -0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I _{IO} = +8 mA 2.7 V < V _{DD} < 3.6 V	2.4	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +20 mA	-	1.3	V
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I _{IO} = +6 mA	-	0.4	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	2 V < V _{DD} < 2.7 V	V _{DD} -0.4	-	
V _{OLFM+} ⁽¹⁾⁽⁴⁾	Output low level voltage for an FTf I/O pin in FM+ mode	I _{IO} = +20 mA 2.7 V < V _{DD} < 3.6 V	-	0.4	

Table 51. Output voltage characteristics

1. The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 17* and the sum of I_{IO} (I/O ports and control pins) must not exceed $\Sigma I_{IO(PIN)}$.

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

3. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 17* and the sum of I_{IO} (I/O ports and control pins) must not exceed $\Sigma I_{IO(PIN)}$.

4. Data based on design simulation.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 22* and *Table 66*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 19*.





Figure 22. I/O AC characteristics definition

6.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 50*).

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 19*.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	-	-	-	0.3V _{DD} + 0.07 ⁽¹⁾	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	-	0.445V _{DD} + 0.398 ⁽¹⁾	-	-	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse	-	-	-	100 ⁽¹⁾	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse	-	500 ⁽¹⁾	-	-	ns

 Table 53. NRST pin characteristics

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).



Prescaler divider	PR[2:0] bits	Min. timeout (ms) RL[11:0]= 0x000	Max. timeout (ms) RL[11:0]= 0xFFF			
/4	0	0.1	409.6			
/8	1	0.2	819.2			
/16	2	0.4	1638.4			
/32	3	0.8	3276.8			
/64	4	1.6	6553.6			
/128	5	3.2	13107.2			
/256	7	6.4	26214.4			

Table 60. IWDG min./max. timeout period at 40 kHz (LSI) ⁽¹⁾

1. These timings are given for a 40 kHz clock but the microcontroller's internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Table 61. WWDG mir	ı./max. timeout value	at 72 MHz	(PCLK) ⁽¹⁾
--------------------	-----------------------	-----------	-----------------------

Prescaler	WDGTB	Min. timeout value	Max. timeout value
1	0	0.05687	3.6409
2	1	0.1137	7.2817
4	2	0.2275	14.564
8	3	0.4551	29.127

1. Guaranteed by design, not tested in production.

6.3.18 Communication interfaces

I²C interface characteristics

The I^2C interface meets the timings requirements of the I^2C -bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 Kbit/s
- Fast-mode (Fm): with a bit rate up to 400 Kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I²C peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I²C I/O characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:



DocID025409 Rev 5

Electrical characteristics

Symbol	Parameter	(Conditions		Min (3)	Тур	Max (3)	Unit
			Single ended	Fast channel 5.1 Ms	-	±4	±4.5	
ст	Total		Single ended	Slow channel 4.8 Ms	-	±5.5	±6	
	error		Differential	Fast channel 5.1 Ms	-	±3.5	±4	
			Dillerential	Slow channel 4.8 Ms	-	±3.5	±4	
			Single ended	Fast channel 5.1 Ms	-	±2	±2	
FO	Offect orror		Single ended	Slow channel 4.8 Ms	-	±1.5	±2	
EO	Olisetenoi		Differential	Fast channel 5.1 Ms	-	±1.5	±2	
			Dillerential	Slow channel 4.8 Ms	-	±1.5	±2	
			Cingle ended	Fast channel 5.1 Ms	-	±3	±4	
FC	Coin orror		Single ended	Slow channel 4.8 Ms	-	±5	±5.5	
EG	Gamerror		Differential	Fast channel 5.1 Ms	-	±3	±3	LOD
			Differential	Slow channel 4.8 Ms	-	±3	±3.5	1
		ADC clock freq <72 MHz		Fast channel 5.1 Ms	-	±1	±1	
	Differential	Sampling freq. \leq 5 Msps	Single ended	Slow channel 4.8 Ms	-	±1	±1	
ED	error	V _{DDA} = 3.3 V	Differential	Fast channel 5.1 Ms	-	±1	±1	
		25°C	Differential	Slow channel 4.8 Ms	-	±1	±1	1
			Single ended	Fast channel 5.1 Ms	-	±1.5	±2	
-	Integral		Single ended	Slow channel 4.8 Ms	-	±2	±3	
	error		Differential	Fast channel 5.1 Ms	-	±1.5	±1.5	
			Dillerential	Slow channel 4.8 Ms	-	±1.5	±2	
			Cingle ended	Fast channel 5.1 Ms	10.8	10.8	-	
ENOB	Effective		Single ended	Slow channel 4.8 Ms	10.8	10.8	-	hit
(4)	bits		Differential	Fast channel 5.1 Ms	11.2	11.3	-	- bit
		Dillerential	Slow channel 4.8 Ms	11.2	11.3	-		
	Circulto		Cingle ended	Fast channel 5.1 Ms	66	67	-	
SINAD	noise and			Slow channel 4.8 Ms	66	67	-	
(4)	distortion		Differential	Fast channel 5.1 Ms	69	70	-	uБ
ratio		Dillerential	Slow channel 4.8 Ms	69	70	-		

Table 66. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾



Symbol	Parameter	Conditions			Min (3)	Тур	Max (3)	Unit
			Single ended -	Fast channel 5.1 Ms	66	67	-	
SNID(4)	Signal-to-			Slow channel 4.8 Ms	66	67	-	
SINK	ADC clock freq < 7	ADC clock freg. ≤ 72 MHz	Differential	Fast channel 5.1 Ms	69	70	-	
	Sampling freq \leq 5 Msps	Dillerential	Slow channel 4.8 Ms	69	70	-	dB	
		V _{DDA} = 3.3 V	Single ended	Fast channel 5.1 Ms	-	-80	-80	uВ
THD ⁽⁴⁾ Total harmonic distortion	Total	25°C		Slow channel 4.8 Ms	-	-78	-77	
	distortion		Differential	Fast channel 5.1 Ms	-	-83	-82	
		Differential	Slow channel 4.8 Ms	-	-81	-80		

Table 66. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾ (continued)

1. ADC DC accuracy values are measured after internal calibration.

 ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.14 does not affect the ADC accuracy.

3. Data based on characterization results, not tested in production.

4. Value measured with a -0.5 dB full scale 50 kHz sine wave input signal.

Table 67. ADC accuracy ⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	C	Conditions		Min ⁽⁴⁾	Max (4)	Unit
			Single ended	Fast channel 5.1 Ms	-	±6.5	LSB
FT	Total			Slow channel 4.8 Ms	-	±6.5	
	error		Differential	Fast channel 5.1 Ms	-	±4	
			Differential	Slow channel 4.8 Ms	-	±4.5	
				Fast channel 5.1 Ms	-	±3	
EO Offset error		Single chied	Slow channel 4.8 Ms	-	±3		
		ADC clock freq. \leq 72 MHz,	Differential	Fast channel 5.1 Ms	-	±2.5	
				Slow channel 4.8 Ms	-	±2.5	
		$2.0 V \le V_{DDA} \le 3.6 V$	Single ended	Fast channel 5.1 Ms	-	±6	
FC	Cain arrar			Slow channel 4.8 Ms	-	±6	
EG	Gainentoi		Differential	Fast channel 5.1 Ms	-	±3.5	
			Dinoronital	Slow channel 4.8 Ms	-	±4	
			Single ended	Fast channel 5.1 Ms	-	±1.5	
Diffe	Differential			Slow channel 4.8 Ms	-	±1.5	
	error		Differential	Fast channel 5.1 Ms	-	±1.5	
			Differential	Slow channel 4.8 Ms	-	±1.5	



Symbol	Parameter	C	Conditions		Min ⁽⁴⁾	Max (4)	Unit
			Single ended	Fast channel 5.1 Ms	-	±3	
ЕІ	Integral		Single ended	Slow channel 4.8 Ms	-	±3.5	
	error		Differential	Fast channel 5.1 Ms	-	±2	
			Dillerential	Slow channel 4.8 Ms	-	±2.5	
			Single ended	Fast channel 5.1 Ms	10.4	-	bits
ENOB	Effective	ADC clock freq. \leq 72 MHz, Sampling freq. \leq 5 Msps		Slow channel 4.8 Ms	10.4	-	
(5)	bits	$2.0 V \le V_{\Box \Box \Delta} \le 3.6 V$	Differential	Fast channel 5.1 Ms	10.8	-	
			Differential	Slow channel 4.8 Ms	10.8	-	
	Signal-to-		Single ended	Fast channel 5.1 Ms	64	-	dB
SINAD	noise and	ise and stortion	Single chied	Slow channel 4.8 Ms	63	-	
(5)	distortion		Differential	Fast channel 5.1 Ms	67	-	
	ratio		Dillerential	Slow channel 4.8 Ms	67	-	
			Single ended	Fast channel 5.1 Ms	64	-	dB
SND ⁽⁵⁾	Signal-to-		Single ended	Slow channel 4.8 Ms	64	-	
SINK	noise ratio		Differential	Fast channel 5.1 Ms	67	-	
	ADC clock freq. ≤ 72 MHz, Differentia	Dillerential	Slow channel 4.8 Ms	67	-		
	Samplin	$2.0 V < V_{\text{Add}} < 3.6 V$	Single ended	Fast channel 5.1 Ms	-	-75	
тun ⁽⁵⁾	Total			Slow channel 4.8 Ms	-	-75	
	distortion		Differential	Fast channel 5.1 Ms	-	-79	
			Dimerential	Slow channel 4.8 Ms	-	-78	

Table 67. ADC accuracy $^{(1)(2)(3)}$ (continued)

1. ADC DC accuracy values are measured after internal calibration.

 ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.14 does not affect the ADC accuracy.

- 3. Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- 4. Data based on characterization results, not tested in production.
- 5. Value measured with a -0.5 dB full scale 50 kHz sine wave input signal.



Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
VOH	High acturation voltage ⁽²⁾	R _{load} = min, Input at V _{DDA} .	V _{DDA} -100	-			
VONSAT	nigh saturation voltage	R _{load} = 20K, Input at V _{DDA} .	V _{DDA} -20	-		m\/	
VO		R _{load} = min, input at 0 V	-	-	100	IIIV	
VOLSAT	Low Saturation Voltage	R _{load} = 20K, input at 0 V.	-	-	20		
φm	Phase margin	-	-	62	-	0	
tofftrim	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy	-	-	-	2	ms	
twakeup	Wake up time from OFF state.	$\begin{array}{l} C_{LOAD} \leq \!\! 50 \text{ pf}, \\ R_{LOAD} \geq 4 k\Omega, \\ \text{Follower} \\ \text{configuration} \end{array}$	-	2.8	5	μs	
ts_opam_vout	ADC sampling time when reading the C	PAMP output	400	-	-	ns	
	Non inverting gain value		-	2	-	-	
		-	-	4	-	-	
PGA yan			-	8	-	-	
			-	16	-	-	
		Gain=2	-	5.4/5.4	-		
Б	R2/R1 internal resistance values in	Gain=4	-	16.2/5.4	-	kΩ	
Rnetwork	PGA mode ⁽³⁾	Gain=8	-	37.8/5.4	-		
		Gain=16	-	40.5/2.7	-		
PGA gain error	PGA gain error	-	-1%	-	1%	-	
I _{bias}	OPAMP input bias current	-	-	-	±0.2 ⁽⁴⁾	μA	
		PGA Gain = 2, C _{load} = 50pF, R _{load} = 4 K Ω	-	4	-		
PGA BW	PGA bandwidth for different non	PGA Gain = 4, C _{load} = 50pF, R _{load} = 4 K Ω	-	2	-		
	inverting gain	PGA Gain = 8, C_{load} = 50pF, R_{load} = 4 K Ω	-	1	-	ΙΝΙΠΖ	
		PGA Gain = 16, C_{load} = 50pF, R_{load} = 4 K Ω	-	0.5	-		

Table 71. Operational am	plifier characteristics ⁽¹⁾ ((continued)
Tuble I II operational and		oominaoaj



6.3.23 Temperature sensor (TS) characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅	Voltage at 25 °C	1.34	1.43	1.52	V
t _{START} ⁽¹⁾	Startup time	4	-	10	μs
T _{S_temp} ⁽¹⁾⁽²⁾	ADC sampling time when reading the temperature	2.2	-	-	μs

Table 72. Temperature sensor (TS) characteristics

1. Guaranteed by design, not tested in production.

2. Shortest sampling time can be determined in the application by multiple iterations.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C V _{DDA} = 3.3 V	0x1FFF F7C2 - 0x1FFF F7C3

Table 73. Temperature sensor	(TS) calibration values
------------------------------	-------------------------

6.3.24 V_{BAT} monitoring characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit
R	Resistor bridge for V _{BAT}	-	50	-	KΩ
Q	Ratio on V _{BAT} measurement	-	2	-	-
Er ⁽¹⁾	Error on Q	-1	-	+1	%
T _{S_vbat} ⁽¹⁾⁽²⁾	ADC sampling time when reading the V _{BAT} 1mV accuracy	2.2	-	-	μs

Table 74. V_{BAT} monitoring characteristics

1. Guaranteed by design, not tested in production.

2. Shortest sampling time can be determined in the application by multiple iterations.



Device marking for LQFP32

The following figure gives an example of topside marking orientation versus pin 1 identifier location.



Figure 35. LQFP32 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



7.5 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in ° C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O} max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

 $P_{I/O}$ max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I/O}} \max = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45°C/W	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm / 0.5 mm pitch	55°C/W	°C/W
Θ_{JA}	Thermal resistance junction-ambient LQFP32 - 7 × 7 mm / 0.8 mm pitch	60°C/W	°C/W

	Table 78.	Package	thermal	characteristics
--	-----------	---------	---------	-----------------

7.5.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

7.5.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 79: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F334x4/6/8 at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.



Part numbering 8

Table 79. Order	ing infor	matio	on sche	eme				
Example:	STM32	F	334	С	8	Т	6	xxx
Device family								
STM32 = ARM [®] -based 32-bit microcontroller								
Product type								
F = general-purpose								
Device subfamily								
334 = STM32F334xx, 2.0 to 3.6 V operating voltage								
Pin count								
K = 32 pins								
C = 48 pins								
R = 64 pins								
Flash memory size								
4 = 16 Kbytes of Flash memory								
6 = 32 Kbytes of Flash memory								
8 = 64 Kbytes of Flash memory								
Package								
T = LQFP								
Temperature range								
6 = Industrial temperature range, -40 to 85 °C								
7 = Industrial temperature range, –40 to 105 $^\circ\text{C}$								
Options								
·····								

xxx = programmed parts

TR = tape and reel

