



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Last Time Buy |
|----------------------------|---|
| Core Processor | SH2A-FPU |
| Core Size | 32-Bit Single-Core |
| Speed | 200MHz |
| Connectivity | CANbus, I ² C, SCI, Memory Card, SSU, USB |
| Peripherals | DMA, LCD, POR, WDT |
| Number of I/O | 82 |
| Program Memory Size | - |
| Program Memory Type | ROMIess |
| EEPROM Size | - |
| RAM Size | 80K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.1V ~ 3.6V |
| Data Converters | A/D 8x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 240-BFQFP |
| Supplier Device Package | 240-QFP (32x32) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5s72630p200fp |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SH7263 Group

| Pin | Function 1 | | Function 2 | | Function 3 | |
|-----|------------|--------|------------|-----|------------|------|
| No. | Symbol | I/O | Symbol | I/O | Symbol | I/O |
| 55 | XTAL | 0 | _ | _ | _ | _ |
| 56 | EXTAL | I | _ | _ | _ | _ |
| 57 | NMI | l(s) | — | _ | — | _ |
| 58 | PLLVss | | | | | |
| 59 | RES | l(s) | _ | _ | _ | _ |
| 60 | PLLVcc | | | | | |
| 61 | ASEMD | l(s) | — | | — | _ |
| 62 | PE8 | l(s)/O | CE2A | 0 | IRQ4 | l(s) |
| 63 | PE1 | I(s)/O | CS4 | 0 | MRES | l(s) |
| 64 | PE4 | l(s)/O | A23 | 0 | IRQ0 | l(s) |
| 65 | PVss | | | | | |
| 66 | PE5 | l(s)/O | A24 | 0 | IRQ1 | l(s) |
| 67 | PVcc | | | | | |
| 68 | PE6 | I(s)/O | A25 | 0 | IRQ2 | l(s) |

| Pin | Function 4 | | Function 5 | | Function 6 | | Weak | Pull- | Simplified |
|-----|------------|--------|------------|------|------------|-----|--------|-------|-----------------|
| No. | Symbol | I/O | Symbol | I/O | Symbol | I/O | keeper | up | circuit Diagram |
| 55 | _ | | _ | | _ | _ | | | Figure 1.3 (13) |
| 56 | _ | — | _ | | _ | — | | | - |
| 57 | _ | | _ | | | | | | Figure 1.3 (1) |
| 58 | | | | | | | | | |
| 59 | _ | _ | _ | | | | | | Figure 1.3 (1) |
| 60 | | | | | | | | | |
| 61 | _ | _ | _ | | | | | | Figure 1.3 (1) |
| 62 | SCK2 | I(s)/O | — | | _ | _ | Yes | | Figure 1.3 (10) |
| 63 | TxD0 | 0 | _ | | | | Yes | | Figure 1.3 (10) |
| 64 | RxD1 | l(s) | DREQ0 | l(s) | | | Yes | | Figure 1.3 (10) |
| 65 | | | | | | | | | |
| 66 | TxD1 | 0 | DACK0 | 0 | | | Yes | | Figure 1.3 (10) |
| 67 | | | | | | | | | |
| 68 | RxD2 | l(s) | DREQ1 | l(s) | _ | _ | Yes | | Figure 1.3 (10) |

| Bit | Rit Name | Initial Value | R/W | Description |
|----------|----------|------------------|-----|---|
| | Dit Name | Value | | Description |
| 19, 18 | | All 0 | К | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |
| 17, 16 | BW[1:0] | 00 | R/W | Number of Burst Wait Cycles |
| | | | | Specify the number of wait cycles to be inserted between the second or subsequent access cycles in burst access. |
| | | | | 00: No cycle |
| | | | | 01: 1 cycle |
| | | | | 10: 2 cycles |
| | | | | 11: 3 cycles |
| 15 to 13 | _ | All 0 | R | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |
| 12, 11 | SW[1:0] | 00 | R/W | Number of Delay Cycles from Address, $\overline{\text{CS4}}$ Assertion to $\overline{\text{RD}}$, $\overline{\text{WE}}$ Assertion |
| | | | | Specify the number of delay cycles from address and $\overline{\text{CS4}}$ assertion to $\overline{\text{RD}}$ and $\overline{\text{WE}}$ assertion. |
| | | | | 00: 0.5 cycles |
| | | | | 01: 1.5 cycles |
| | | | | 10: 2.5 cycles |
| | | | | 11: 3.5 cycles |



Figure 9.27 Single Write Timing (Bank Active, Different Row Addresses in the Same Bank)



Section 11 Multi-Function Timer Pulse Unit 2 (MTU2)

This LSI has an on-chip multi-function timer pulse unit 2 (MTU2) that comprises five 16-bit timer channels.

11.1 Features

- Maximum 16 pulse input/output lines
- Selection of eight counter input clocks for each channel
- The following operations can be set:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture is possible
 - Register simultaneous input/output is possible by synchronous counter operation
 - A maximum 12-phase PWM output is possible in combination with synchronous operation
- Buffer operation settable for channels 0, 3, and 4
- Phase counting mode settable independently for each of channels 1 and 2
- Cascade connection operation
- Fast access via internal 16-bit bus
- 28 interrupt sources
- Automatic transfer of register data
- A/D converter start trigger can be generated
- Module standby mode can be settable
- A total of six-phase waveform output, which includes complementary PWM output, and positive and negative phases of reset PWM output by interlocking operation of channels 3 and 4, is possible.
- AC synchronous motor (brushless DC motor) drive mode using complementary PWM output and reset PWM output is settable by interlocking operation of channels 0, 3, and 4, and the selection of two types of waveform outputs (chopping and level) is possible.
- In complementary PWM mode, interrupts at the crest and trough of the counter value and A/D converter start triggers can be skipped.

• TIER2_0

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------|---|---|---|---|---|-------|-------|
| | TTGE2 | - | - | - | - | - | TGIEF | TGIEE |
| Initial value: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W: | R/W | R | R | R | R | R | R/W | R/W |

| Bit | Bit Name | Initial Value | R/W | Description |
|--------|----------|------------------|-----|---|
| 7 | TTGE2 | 0 | R/W | A/D Converter Start Request Enable 2 |
| | | | | Enables or disables generation of A/D converter start requests by compare match between TCNT_0 and TGRE_0. |
| | | | | 0: A/D converter start request generation by compare match between TCNT_0 and TGRE_0 disabled |
| | | | | A/D converter start request generation by compare match between TCNT_0 and TGRE_0 enabled |
| 6 to 2 | _ | All 0 | R | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |
| 1 | TGIEF | 0 | R/W | TGR Interrupt Enable F |
| | | | | Enables or disables interrupt requests by compare match between TCNT_0 and TGRF_0. |
| | | | | 0: Interrupt requests (TGIF) by TGFE bit disabled |
| | | | | 1: Interrupt requests (TGIF) by TGFE bit enabled |
| 0 | TGIEE | 0 | R/W | TGR Interrupt Enable E |
| | | | | Enables or disables interrupt requests by compare match between TCNT_0 and TGRE_0. |
| | | | | 0: Interrupt requests (TGIE) by TGEE bit disabled |
| | | | | 1: Interrupt requests (TGIE) by TGEE bit enabled |

| | | Initial | | |
|-----|----------|---------|---------|---|
| Bit | Bit Name | value | R/W | Description |
| 3 | TOCL | 0 | R/(W)*3 | TOC Register Write Protection*1 |
| | | | | This bit selects the enable/disable of write access to the TOCS, OLSN, and OLSP bits in TOCR1. |
| | | | | 0: Write access to the TOCS, OLSN, and OLSP bits is enabled |
| | | | | 1: Write access to the TOCS, OLSN, and OLSP bits is disabled |
| 2 | TOCS | 0 | R/W | TOC Select |
| | | | | This bit selects either the TOCR1 or TOCR2 setting to be used for the output level in complementary PWM mode and reset-synchronized PWM mode. |
| | | | | 0: TOCR1 setting is selected |
| | | | | 1: TOCR2 setting is selected |
| 1 | OLSN | 0 | R/W | Output Level Select N* ⁴ |
| | | | | This bit selects the reverse phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 11.28. |
| 0 | OLSP | 0 | R/W | Output Level Select P* ² |
| | | | | This bit selects the positive phase output level in reset- synchronized PWM mode/complementary PWM mode. See table 11.29. |
| | | | | |

Notes: 1. Setting the TOCL bit to 1 prevents accidental modification when the CPU goes out of control.

- 2. Clearing the TOCS0 bit to 0 makes this bit setting valid.
- 3. After power-on reset, 1 can be written only once. After 1 has been written, 0 cannot be written.
- 4. If there is no dead time, the reverse phase output is the inversion of the forward phase. Set OLSP and OLSN to the same value.

(g) PWM Cycle Setting

In complementary PWM mode, the PWM pulse cycle is set in two registers—TGRA_3, in which the TCNT_3 upper limit value is set, and TCDR, in which the TCNT_4 upper limit value is set. The settings should be made so as to achieve the following relationship between these two registers:

```
With dead time: TGRA_3 set value = TCDR set value + TDDR set value
TCDR set value > two times TDDR + 2
Without dead time: TGRA_3 set value = TCDR set value + 1
TCDR set value > 4
```

The TGRA_3 and TCDR settings are made by setting the values in buffer registers TGRC_3 and TCBR. The values set in TGRC_3 and TCBR are transferred simultaneously to TGRA_3 and TCDR in accordance with the transfer timing selected with bits MD3 to MD0 in the timer mode register (TMDR).

The updated PWM cycle is reflected from the next cycle when the data update is performed at the crest, and from the current cycle when performed in the trough. Figure 11.42 illustrates the operation when the PWM cycle is updated at the crest.

See the following section, Register Data Updating, for the method of updating the data in each buffer register.



Figure 11.42 Example of PWM Cycle Updating

• Examples of Output Waveform Control at Synchronous Counter Clearing in Complementary PWM Mode

Figures 11.58 to 11.61 show examples of output waveform control in which the MTU2 operates in complementary PWM mode and synchronous counter clearing is generated while the WRE bit in TWCR is set to 1. In the examples shown in figures 11.58 to 11.61, synchronous counter clearing occurs at timing (3), (6), (8), and (11) shown in figure 11.56, respectively.



Figure 11.58 Example of Synchronous Clearing in Dead Time during Up-Counting (Timing (3) in Figure 11.56; Bit WRE of TWCR in MTU2 is 1)



Figure 15.8 Sample Flowchart for Receiving Serial Data (cont)

Figure 15.12 shows a sample flowchart for initializing the SCIF.



- Leave the TE and RE bits cleared to 0 until the initialization almost ends. Be sure to clear the TIE, RIE, TE, and RE bits to 0.
- [2] Set the data transfer format in SCSMR.
- [3] Set CKE[1:0].
- [4] Write a value corresponding to the bit rate into SCBRR. This is not necessary if an external clock is used.
- [5] Sets PFC for external pins used. Set as RxD input at receiving and TxD at transmission.
- [6] Set the TE or RE bit in SCSCR to 1. Also set the TIE, RIE, and REIE bits to enable the TXD, RxD, and SCK pins to be used. When transmitting, the TxD pin will go to the mark state. When receiving in clocked synchronous mode with the synchronization clock output (clock master) selected, a clock starts to be output from the SCK pin at this point.

Figure 15.12 Sample Flowchart for SCIF Initialization

17.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 17.9 and 17.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set bits CKS[3:0] in ICCR1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS bit in ICCR1 and the TDRE bit in ICSR are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is opened.
- 5. Clear TDRE.



Bit5 to 0 — **RCAN-TL1 Timer Prescaler** (**TPSC**[**5:0**]): This control field allows the timer source clock (4*[RCAN-TL1 system clock]) to be divided before it is used for the timer. This function is available only in event-trigger mode. In time trigger mode (CMAX is not 3'b111), one nominal Bit Timing (= one bit length of CAN bus) is automatically chosen as source clock of TCNTR.

The following relationship exists between source clock period and the timer period.

| Bit[5:0]: TPSC[5:0] | Description |
|---------------------|----------------------------------|
| 000000 | 1 X Source Clock (initial value) |
| 000001 | 2 X Source Clock |
| 000010 | 3 X Source Clock |
| 000011 | 4 X Source Clock |
| 000100 | 5 X Source Clock |
| | |
| | |
| 111111 | 64 X Source Clock |

(2) Cycle Maximum/Tx-Enable Window Register (CMAX_TEW)

This register is a 16-bit read/write register. CMAX specifies the maximum value for the cycle counter (CCR) for TT Transmissions to set the number of basic cycles in the matrix system. When the Cycle Counter reaches the maximum value (CCR = CMAX), after a full basic cycle, it is cleared to zero and an interrupt is generated on IRR.10.

TEW specifies the width of Tx-Enable window.

• CMAX_TEW (Address = H'084)



Bits 15 to 11: Reserved. The written value should always be '0' and the returned value is '0'.

21.3.45 ISY Interrupt Source Mask Control Register (CROMST0M)

The ISY interrupt source mask control register (CROMST0M) masks the ISY interrupt sources specified by the bits in CROMST0.

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-----|-----|--------------|--------------|--------------|--------------|--------------|--------------|
| | - | - | ST_ SYILM | ST_ SYNOM | ST_ BLKSM | ST_ BLKLM | ST_ SECSM | ST_ SECLM |
| Initial value: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W: | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

| Bit | Bit Name | Initial Value | R/W | Description |
|------|----------|------------------|-----|---|
| 7, 6 | — | All 0 | R/W | Reserved |
| | | | | These bits are always read as 0.The write value should always be 0. |
| 5 | ST_SYILM | 0 | R/W | ISY interrupt ST_SYIL (bit 5 in the CROMST0 register) source mask |
| 4 | ST_SYNOM | 0 | R/W | ISY interrupt ST_SYNO (bit 4 in the CROMST0 register) source mask |
| 3 | ST_BLKSM | 0 | R/W | ISY interrupt ST_BLKS (bit 3 in the CROMST0 register) source mask |
| 2 | ST_BLKLM | 0 | R/W | ISY interrupt ST_BLKL (bit 2 in the CROMST0 register) source mask |
| 1 | ST_SECSM | 0 | R/W | ISY interrupt ST_SECS (bit 1 in the CROMST0 register) source mask |
| 0 | ST_SECLM | 0 | R/W | ISY interrupt ST_SECL (bit 0 in the CROMST0 register) source mask |

| D | | Initial | D 444 | B I Har |
|----------|------------|---------|--------------|---------------------------------|
| Bit | Bit Name | value | R/W | Description |
| 1 | PIPE1BRDYE | 0 | R/W | BRDY interrupt Enable for PIPE1 |
| | | | | 0: Interrupt output disabled |
| | | | | 1: Interrupt output enabled |
| 0 | PIPE0BRDYE | 0 | R/W | BRDY interrupt Enable for PIPE0 |
| | | | | 0: Interrupt output disabled |
| | | | | 1: Interrupt output enabled |

Note: If an interrupt is enabled/disabled after the interrupt status was cleared, an interval of 80 ns or more is required.

25.3.14 NRDY Interrupt Enable Register (NRDYENB)

NRDYENB is a register that enables NRDY interrupts for each pipe.

This register is initialized by a power-on reset or a software reset.

| Bit: | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----|----|----|----|----|----|---|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| | - | - | - | - | - | - | - | - | PIPE7 NRDYE | PIPE6 NRDYE | PIPE5 NRDYE | PIPE4 NRDYE | PIPE3 NRDYE | PIPE2 NRDYE | PIPE1 NRDYE | PIPE0 NRDYE |
| Initial value: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W: | R | R | R | R | R | R | R | R | R/W |

| Bit | Bit Name | Initial Value | R/W | Description |
|---------|------------|------------------|-----|--|
| 15 to 8 | _ | All 0 | R | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |
| 7 | PIPE7NRDYE | 0 | R/W | NRDY Interrupt Enable for PIPE7 |
| | | | | 0: Interrupt output disabled |
| | | | | 1: Interrupt output enabled |
| 6 | PIPE6NRDYE | 0 | R/W | NRDY Interrupt Enable for PIPE6 |
| | | | | 0: Interrupt output disabled |
| | | | | 1: Interrupt output enabled |

| Image for Display in Memory (X-Resolution × Y- Resolution) | LCD Module (X-Resolution × Y-Resolution) | Number of Colors for Display | | Number of Column Address Bits of SDRAM | Burst Length of LCDC (LDSMR*) |
|---|--|---------------------------------|---------------------|---|----------------------------------|
| 64 × 128 | 128 × 64 | Monochrome | 1 bpp | 8 bits | _ |
| | | | | 9 bits | |
| | | | | 10 bits | _ |
| | | | 2 bpp | 8 bits | |
| | | | | 9 bits | |
| | | | | 10 bits | _ |
| | | | 4 bpp | 8 bits | _ |
| | | | (packed) | 9 bits | _ |
| | | | | 10 bits | _ |
| | | | 4 bpp (unpacked) | 8 bits | Not more than 16 bursts |
| | | | | 9 bits | _ |
| | | | | 10 bits | |
| | | | 6 bpp | 8 bits | Not more than 16 bursts |
| | | | | 9 bits | _ |
| | | | | 10 bits | _ |
| | | Color | 4 bpp | 8 bits | _ |
| | | | (packed) | 9 bits | _ |
| | | | | 10 bits | |
| | | | 4 bpp | 8 bits | Not more than 16 bursts |
| | | | (unpacked) | 9 bits | _ |
| | | | | 10 bits | _ |
| | | | 8 bpp | 8 bits | Not more than 16 bursts |
| | | | | 9 bits | _ |
| | | | | 10 bits | _ |

Note: * Specify the data so that the data of the number of line specified as burst length can be stored in the same ROW address of SDRAM.

(6) Port F Control Register L3 (PFCRL3)

| Bit: | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|----|----|-------|---------|----|----|-------|----------|---|---|------|--------|---|---|------|---------|
| | - | - | PF11M | 1D[1:0] | - | - | PF10N | /ID[1:0] | - | - | PF9M | D[1:0] | - | - | PF8M | ID[1:0] |
| Initial value: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W: | R | R | R/W | R/W | R | R | R/W | R/W | R | R | R/W | R/W | R | R | R/W | R/W |

| | | Initial | | |
|--------|-------------|---------|-----|--|
| Bit | Bit Name | Value | R/W | Description |
| 15, 14 | — | All 0 | R | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |
| 13, 12 | PF11MD[1:0] | 00 | R/W | PF11 Mode |
| | | | | Select the function of the PF11/NAF3/LCD_DATA11/SD_CLK pin. |
| | | | | 00: PF11 I/O (port) |
| | | | | 01: NAF3 I/O (FLCTL) |
| | | | | 10: LCD_DATA11 output (LCDC) |
| | | | | 11: SD_CLK output (SDHI) |
| 11, 10 | _ | All 0 | R | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |
| 9, 8 | PF10MD[1:0] | 00 | R/W | PF10 Mode |
| | | | | Select the function of the PF10/NAF2/LCD_DATA10/SD_CMD pin. |
| | | | | 00: PF10 I/O (port) |
| | | | | 01: NAF2 I/O (FLCTL) |
| | | | | 10: LCD_DATA10 output (LCDC) |
| | | | | 11: SD_CMD I/O (SDHI) |
| 7, 6 | | All 0 | R | Reserved |
| | | | | These bits are always read as 0. The write value should always be 0. |

30.3 Port B

Port B is an input/output port with thirteen pins as shown in figure 30.2.



Figure 30.2 Port B

30.3.1 Register Descriptions

Table 30.3 lists the port B registers.

Table 30.3 Register Configuration

| Register Name | Abbreviation | R/W | Initial Value | Address | Access Size |
|------------------------|--------------|-----|---------------|------------|-------------|
| Port B data register L | PBDRL | R/W | H'00xx | H'FFFE3882 | 8, 16 |
| Port B port register L | PBPRL | R | H'xxxx | H'FFFE389E | 8, 16 |



30.7 Port F

Port F is an input/output port with thirty-one pins as shown in figure 30.6.



Figure 30.6 Port F

| Module Name | Register Abbreviation | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|----------------|--------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| RTC | R64CNT | | 1Hz | 2Hz | 4Hz | 8Hz | 16Hz | 32Hz | 64Hz |
| | RSECCNT | _ | 10 seconds[2] | 10 seconds[1] | 10 seconds[0] | 1 second[3] | 1 second[2] | 1 second[1] | 1 second[0] |
| | RMINCNT | _ | 10 minutes[2] | 10 minutes[1] | 10 minutes[0] | 1 minute[3] | 1 minute[2] | 1 minute[1] | 1 minute[0] |
| | RHRCNT | - | - | 10 hours[1] | 10 hours[0] | 1 hour[3] | 1 hour[2] | 1 hour[1] | 1 hour[0] |
| | RWKCNT | _ | _ | _ | _ | _ | Day[2] | Day[1] | Day[0] |
| | RDAYCNT | | _ | 10 days[1] | 10 days[0] | 1 day[3] | 1 day[2] | 1 day[1] | 1 day[0] |
| | RMONCNT | | _ | _ | 10 months | 1 month[3] | 1 month[2] | 1 month[1] | 1 month[0] |
| | RYRCNT | 1000 years[3] | 1000 years[2] | 1000 years[1] | 1000 years[0] | 100 years[3] | 100 years[2] | 100 years[1] | 100 years[0] |
| | | 10 years[3] | 10 years[2] | 10 years[1] | 10 years[0] | 1 year[3] | 1 year[2] | 1 year[1] | 1 year[0] |
| | RSECAR | ENB | 10 seconds[2] | 10 seconds[1] | 10 seconds[0] | 1 second[3] | 1 second[2] | 1 second[1] | 1 second[0] |
| | RMINAR | ENB | 10 minutes[2] | 10 minutes[1] | 10 minutes[0] | 1 minute[3] | 1 minute[2] | 1 minute[1] | 1 minute[0] |
| | RHRAR | ENB | _ | 10 hours[1] | 10 hours[0] | 1 hour[3] | 1 hour[2] | 1 hour[1] | 1 hour[0] |
| | RWKAR | ENB | _ | _ | | _ | Day[2] | Day[1] | Day[0] |
| | RDAYAR | ENB | _ | 10 days[1] | 10 days[0] | 1 day[3] | 1 day[2] | 1 day[1] | 1 day[0] |
| | RMONAR | ENB | _ | _ | 10 months | 1 month[3] | 1 month[2] | 1 month[1] | 1 month[0] |
| | RYRAR | 1000 years[3] | 1000 years[2] | 1000 years[1] | 1000 years[0] | 100 years[3] | 100 years[2] | 100 years[1] | 100 years[0] |
| | | 10 years[3] | 10 years[2] | 10 years[1] | 10 years[0] | 1 year[3] | 1 year[2] | 1 year[1] | 1 year[0] |
| | RCR1 | CF | _ | _ | CIE | AIE | _ | _ | AF |
| | RCR2 | PEF | PES[2] | PES[1] | PES[0] | RTCEN | ADJ | RESET | START |
| | RCR3 | ENB | | | | | | | |
| SCIF | SCSMR_0 | | _ | _ | | _ | _ | _ | _ |
| | | C/A | CHR | PE | O/E | STOP | | CKS[1] | CKS[0] |
| | SCBRR_0 | | | | | | | | |
| | SCSCR_0 | | _ | _ | | _ | _ | _ | |
| | | TIE | RIE | TE | RE | REIE | — | CKE[1] | CKE[0] |
| | SCFTDR_0 | | | | | | | | |

| Item | Page | Revision (See Manual for Details) | | | | | | | |
|---|------|---|--|--|--|--|--|--|--|
| 11.4.4 Cascaded | 544 | Figure amended | | | | | | | |
| Operation (4) Cascaded Operation Example (c) Figure 11.23 Cascaded Operation Example (c) | | TCNT_1 H'0512 H'0513 H'0514 TIOC1A | | | | | | | |
| 11.4.5 DWM Modoo | 546 | the other input pin signal cannot be the input capture condition. | | | | | | | |
| 11.4.5 F WIWI WOULDS | 540 | PWM mode 2 | | | | | | | |
| | | From finde 2 The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a cycle register compare match, the output value of each pin is the initial | | | | | | | |
| 11.4.8 Complementary | 561 | Description deleted | | | | | | | |
| PWM Mode | | Table 11.52 shows the PWM output pins used. Table 11.53 shows the settings of the registers used. | | | | | | | |
| (1) Example of Complementary PWM Mode Setting Procedure Figure 11.38 Example of Complementary PWM Mode Setting Procedure | 564 | Figure amended PWM cycle output enabling, PWM output level setting [9] [8] Set the dead time in the dead time register (TDDR), 1/2 the carrier cycle in the timer cycle data register (TCDR) and timer cycle buffer register (TCBR), and 1/2 the carrier cycle plus the dead time in TGRA_3 and TGRC_3. When no dead time generation is selected, set 1 in TDDR and 1/2 the carrier cycle + 1 in TGRA_3 and TGRC_3. | | | | | | | |
| (2) Outline of | 572 | Description amended | | | | | | | |
| Complementary PWM Mode Operation | | With dead time: TGRA_3 set value = TCDR set value + TDDR set value TCDR set value > two times TDDR + 2 | | | | | | | |
| | | Without dead time: TGRA_3 set value = TCDR set value + 1 TCDR set value > 4 | | | | | | | |
| (j) Complementary PWM Mode PWM Output Generation Method | 577 | Description amended A PWM waveform is generated by output of the output level selected in the timer output control register in the event of a compare-match between a counter and compare register. While TCNTS is counting, compare register and temporary | | | | | | | |