

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	1MB (341.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj1024ga606t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

A1 HLVDINICTED8/PMD4/RE4 E1 AN18/RP141/0CM3C/PMC52/RC4 A2 CTED9/PMD3/RE3 E2 RP140/0CM20/RC3 A3 OCM2F/CTED10/RG13 E3 AN17/C1IND/RP21/ICM1/0CM1A/PMA5/RG6 A4 PMD0/RE0 E4 RP139/0CM22/RC2 A5 PMD8/RG0 E5 N/C A6 PMD10/RF1 E6 PMD0/RE1 A8 N/C E7 N/C A8 N/C E8 RP135/SDA1/PMBE1/RA15 A9 RP42/0CM3E/PMD12/RD12 E9 CLC4/0UT/RP2/UBGCLK//CM5/RD8 A10 RP24/USTX//CM4/RD1 E11 RP139/SDA1/PMBE1/RA15 A11 RP24/USTX//CM4/RD1 E11 RP139/SCL1/PMA22/RA14 B1 N/C F1 MCLR B2 QCM1/C1CD3/RG15 F2 AN19/C2IND/RP19/ICM2/0CM24/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1/IC/C2INC/G2INC/RP27/OCM28/PMA2/PMALU/ RG39 B4 PM1/RE1 F4 AN18/C1INC/RP26/OCM18/PMA4/RG7 B5 AN22/C1/IC/C3I/C1C/C2INC/C3INC/RP27/OCM28/PMA2/PMALU/ RG39 F9	Pin	Full Pin Name	Pin	Full Pin Name
A2 CTED9/PMD3/RE3 E2 RPI40/0CM2D/RC3 A3 OCM2F/CTED10/RG13 E3 AN17/C1ND/RP21//CM1/0CM14/PMA5/RG6 A4 PMD0/RE0 E4 RPI39/OCM2/RC2 A5 PMD0/RE0 E5 N/C A6 PMD10/RF1 E6 PMD9/RG1 A7 N/C E7 N/C A8 N/C E8 RPI39/OCM2/RC2 A8 N/C E7 N/C A8 N/C E9 CL4:0/URP2/UBRTS/UBBE1/RA15 A9 RPI42/OCM3E/PMD12/RD12 E9 CL4:0/UTRP2/UBRTS/UBBE1/RA14 A10 RP23/PMACK1/RD2 E10 RP4/PMACK2/RD9 A11 RP4/USTX/ICM4/RD1 E11 RPI30/SC11/PMA2/RA14 B1 N/C F1 MCLR RG9 B2 OCM1/CTCTD3/RG15 F2 AN190/C21NC/C21NC/C21NC/M2/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1NC/C21NC/C21NC/C31NC/RP37/PMA2/PMA1//RG7 B4 PMD1/RE1 F4 AN19/C1NC/C21NC/C21NC/C21M//RA3/RG8 B7 <	A1	HLVDIN/CTED8/PMD4/RE4	E1	AN16/RPI41/OCM3C/PMCS2/RC4
A3 OCM2F/CTED10/RG13 E3 AN17/C1IND/RP21/ICM1/OCM1A/PMA5/RG6 A4 PMD0/RE0 E4 RP39/C0M2CRC2 A5 PMD8/RG0 E5 N/C A6 PMD10/RF1 E6 PMD9/RG1 A7 N/C E7 N/C A8 N/C E8 RP35/SDA1/PMBE1/RA15 A9 RP42/OCM3E/PMD12/RD12 E9 CLC4/OUT/RP2/USRTS/U6BCLK/ICM5/RD8 A10 RP23/PMACK1/RD2 E10 RP4/PMACK2/RD9 A11 RP24/USTX/ICM4/RD1 E11 RP36/SCL1/PMA22/RA14 B1 N/C F1 MCLR B2 OCM1c/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/C2IND/RP27/OCM2A/PMA3/RG8 B4 PMD1/RE1 F4 AN19/C2IND/RP37/OCM2A/PMA3/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 U5CTS/OCG/PMD11/RF0 F6 N/C B7 Vcap F7 N/C B8 RP22/ICM7/PMBE0/RD3 <t< td=""><td>A2</td><td>CTED9/PMD3/RE3</td><td>E2</td><td>RPI40/OCM2D/RC3</td></t<>	A2	CTED9/PMD3/RE3	E2	RPI40/OCM2D/RC3
A4 PMD0/RE0 E4 RPI39/OCM2C/RC2 A5 PMD0/RE0 E5 N/C A6 PMD10/RF1 E6 PMD9/RG1 A7 N/C E7 N/C A8 N/C E8 RPI35/SDA1/PMBE1/RA15 A9 RPI42/OCM3E/PMD12/RD12 E9 CLC4OUT/RP2/DIRTS/UBBCLK/ICM5/RD8 A10 RP23/PMACK1/RD2 E10 RP4/PMACK2/RD9 A11 RP24/USTX/ICM4/RD1 E11 RPI36/SCL1/PMACK2/RD9 B1 N/C F1 MCLR B2 OCM1C/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/RD1/PMA1/RG7 B4 PMD1/RE1 F4 AN16/C1INC/RP26/OCM1B/PMA4/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 USCTS/OCG/PMD11/RF0 F6 N/C B7 VCAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 VoD B9 RV23/OCM1PM10/PMUR/RD5 F10 Vss <	A3	OCM2F/CTED10/RG13	E3	AN17/C1IND/RP21/ICM1/OCM1A/PMA5/RG6
A5 PMD8/RG0 E5 N/C A6 PMD10/RF1 E6 PMD9/RG1 A7 N/C E7 N/C A8 N/C E8 RPI35/SDA1/PMBE1/RA15 A9 RPI42/0CM3E/PMD12/RD12 E9 CLC4OUT/RP2/UGRTS/U6BCLK/ICM5/RD8 A10 RP3/PMACK1/RD2 E10 RP4/PMACK2/RD9 A11 RP24/USTXICM4/RD1 E11 RP3/SC1/PMA22/RA14 B1 N/C F1 MCLR B2 OCM1C/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/C2INC/RP27/OCM28/PMA2/PMALU/ RG9 B4 PMD1/RE1 F4 AN18/C1INC/RP26/OCM18/PMA4/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 U5CTS/OC6/PMD11/RF0 F6 N/C B7 Vcar F7 N/C B8 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/CSINO/RP137/PWRLCLK/RC14 F11	A4	PMD0/RE0	E4	RPI39/OCM2C/RC2
A6 PMD10/RF1 E6 PMD9/RG1 A7 N/C E7 N/C A8 N/C E8 RPI35/SDA1/PMBE1/RA15 A8 N/C E9 CL240UT/RP2/UBRTS/U6BCLK/ICM5/RD8 A10 RP23/PMACK1/RD2 E10 RP4/PMACK2/RD9 A11 RP24/USTX/ICM4/RD1 E11 RPI36/SCL1/PMA22/RA14 B1 N/C F1 MCLR B2 OCM12/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9 B4 PMD1/RE1 F4 AN18/C1INC/RP26/OCM1B/PMA4/RG7 B5 AN22/OCM1FI/PMA17/RA7 F5 Vss B6 USCTS/OC6/PMD11/RF0 F6 N/C B7 Vcap F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 Vod B9 RP20/PMRD/PMWR/RD3 F9 OSC//CLK/RC12 B11 SOSCO/G3INC/RP137/PWRLCLK/RC14 F11 OSCO//CLKO/RC15 C1 SCL3/IC5/PMD6/RE6	A5	PMD8/RG0	E5	N/C
A7 N/C E7 N/C A8 N/C E8 RPI35/SDA1/PMBE1/RA15 A9 RPI42/OCM3E/PMD12/RD12 E9 CLC4/OUT/RP2/UGRTS/UGBCLK/ICM5/RD8 A10 RP23/PMACK1/RD2 E10 RP4/PMACK2/RD9 A11 RP24/USTX/ICM4/RD1 E11 RPI6/SCL1/PMA22/RA14 B1 N/C F1 MCLR B2 OCM12/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/C2INC/R21NO/RP19/ICM2/OCM2A/PMA3/RG8 B4 PMD1/RE1 F4 AN18/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9 B4 PMD1/RE1 F4 AN18/C1INC/RP26/OCM1B/PMA4/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 USCTS/OC8/PMD11/RF0 F6 N/C B7 VcAP F7 N/C B8 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RP137/PWRLCLK/RC14 F11 OSCO/CLKO/RC15 <td< td=""><td>A6</td><td>PMD10/RF1</td><td>E6</td><td>PMD9/RG1</td></td<>	A6	PMD10/RF1	E6	PMD9/RG1
A8 N/C E8 RPI35/SDA1/PMBE1/RA15 A9 RPI42/OCM3E/PMD12/RD12 E9 CLC4OUT/RP2/UGRTS/UGBCLK/ICM5/RD8 A10 RP23/PMACK1/RD2 E10 RP4/PMACK2/RD9 A11 RP24/USTX/ICM4/RD1 E11 RPI36/SCL1/PMA22/RA14 B1 N/C F1 MCLR B2 OCM1C/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMAL// B4 PMD1/RE1 F4 AN18/C1INC/2INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMAL// B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 USCTS/OC6/PMD11/RF0 F6 N/C B7 VCAP F7 N/C B8 RP30/PMRD/PMWR/RD5 F8 VoD B9 RP20/PMRD/PMWR/RD3 F9 OSCI/CLK/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RP137/PWRLCLK/RC14 F11 OSCO/CLK/WC15 C12 G3 TMS/OCM3D/RA0 G4 C4	A7	N/C	E7	N/C
A9 RPI42/OCM3E/PMD12/RD12 E9 CLC4OUT/RP2/UGRTS/UGBCLK/ICM5/RD8 A10 RP23/PMACK1/RD2 E10 RP4/PMACK2/RD9 A11 RP24/USTXICM4/RD1 E11 RPI36/SCL1/PMA22/RA14 B1 N/C F1 MCLR B2 OCM1C/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/C2INC/RP27/OCM2B/PMA2/PMALU/ RG9 B4 PMD1/RE1 F4 AN18/C1INC/RP26/OCM1B/PMA4/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 U5CTS/OC6/PMD11/RF0 F6 N/C B7 VCAP F7 N/C B8 RP20/PMRD/PMWF/RD5 F8 Vob B9 RP22/ICM7/PMB6/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RP137/PWRLCLK/RC14 F11 OSCO/CLK0/RC15 C1 SCL3/IC5/PMD6/RE6 G1 RP133/PMCS1/RE8 C2 Vob G2 AN21/RP13/PMA19/RE9 C3 <	A8	N/C	E8	RPI35/SDA1/PMBE1/RA15
A10 RP23/PMACK1/RD2 E10 RP4/PMACK2/RD9 A11 RP24/USTX/ICM4/RD1 E11 RP136/SCL1/PMA22/RA14 B1 N/C F1 MCLR B2 OCM1C/CTED3/RG15 F2 AN19/2/INC/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN19/2/INC/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B4 PMD1/RE1 F4 AN19/2/INC/C2IND/CP19/INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9 B4 PMD1/RE1 F4 AN19/2/INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9 B5 AN22/OCM1F/PM17/RA7 F5 Vss B6 USCTS/OC6/PMD11/RF0 F6 N/C B7 VCAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 VoD B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RP137/PWRLCLK/RC14 F11 OSCO/C3INC/RC15 C1 SCL3/C5/PMD6/RE6 G1 RP133/PMCS1/RE8 C2 VoD G2 AN21/RP14/PMA19/RE9	A9	RPI42/OCM3E/PMD12/RD12	E9	CLC4OUT/RP2/U6RTS/U6BCLK/ICM5/RD8
A11 RP24/U5TX/ICM4/RD1 E11 RP136/SCL1/PMA22/RA14 B1 N/C F1 MCLR B2 OCM12/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9 B4 PMD1/RE1 F4 AN18/C1INC/RP26/OCM1B/PMA4/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 U5CTS/OC6/PMD11/RF0 F6 N/C B7 VcAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 VpD B8 RP20/IVMT/PMBE0/RD3 F9 OSCI/CLK//RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RP137/PWRLCLK/RC14 F11 OSCO//CLKO/RC15 C1 SCL3/ICS/PMD6/RE6 G1 RP133/PMC51/RE8 C2 VpD G2 AN21/RP134/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 <t< td=""><td>A10</td><td>RP23/PMACK1/RD2</td><td>E10</td><td>RP4/PMACK2/RD9</td></t<>	A10	RP23/PMACK1/RD2	E10	RP4/PMACK2/RD9
B1 N/C F1 MCLR B2 OCM1C/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9 B4 PMD1/RE1 F4 AN18/C1INC/RP26/OCM1B/PMA4/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 U5CTS/OC6/PMD11/RF0 F6 N/C B7 VCAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 VoD B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLK/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RPI37/PWRLCLK/RC14 F11 OSC/CLK/NC15 C13 SCL3/IC5/PMD6/RE6 G1 RPI33/PMC51/RE8 C2 VoD G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 VDD C6 N/C G6 Vss <td>A11</td> <td>RP24/U5TX/ICM4/RD1</td> <td>E11</td> <td>RPI36/SCL1/PMA22/RA14</td>	A11	RP24/U5TX/ICM4/RD1	E11	RPI36/SCL1/PMA22/RA14
B2 OCM1C/CTED3/RG15 F2 AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8 B3 PMD2/RE2 F3 AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9 B4 PMD1/RE1 F4 AN18/C1INC/RP26/OCM1B/PMA4/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 U5CTS/OC6/PMD11/RF0 F6 N/C B7 VCAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 Vod B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RP137/PWRLCLK/RC14 F11 OSCO/LK/PR051/RE8 C2 Vob G2 AN21/RP134/PMA19/RE9 G3 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 Vob C6 N/C G6 Vss C7 C3INA/USRTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C6 N/C G6	B1	N/C	F1	MCLR
B3 PMD2/RE2 F3 AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9 B4 PMD1/RE1 F4 AN18/C1INC/RP26/OCM1B/PMA4/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 U5CTS/OC6/PMD11/RF0 F6 N/C B7 VCAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 VoD B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RP137/PWRLCLK/RC14 F11 OSCO/CLK0/RC15 C1 SCL3/IC5/PMD6/RE6 G1 RP133/PMCS1/RE8 C2 VoD G2 AN21/RP134/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 VoD C6 N/C G6 Vss C7 C3INA/USRTS/USBCLK/OCS/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C </td <td>B2</td> <td>OCM1C/CTED3/RG15</td> <td>F2</td> <td>AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8</td>	B2	OCM1C/CTED3/RG15	F2	AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8
B4 PMD1/RE1 F4 AN18/C1INC/RP26/OCM1B/PMA4/RG7 B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 U5CTS/OC6/PMD11/RF0 F6 N/C B7 VCAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 Vod B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RPI37/PWRLCLK/RC14 F11 OSCO/CLK0/RC15 C1 SCL3/IC5/PMD6/RE6 G1 RP133/PMCS1/RE8 C2 Vod G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 Vdd C6 N/C G6 Vss C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TD0/RA5 C10 S	B3	PMD2/RE2	F3	AN20/C1INC/C2INC/C3INC/ RP27 /OCM2B/PMA2/PMALU/ RG9
B5 AN22/OCM1F/PMA17/RA7 F5 Vss B6 U5CTS/OC6/PMD11/RF0 F6 N/C B7 VcAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 Vod B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RPI37/PWRLCLK/RC14 F11 OSCO/CLKO/RC15 C1 SCL3//C5/PMD6/RE6 G1 RPI33/PMC51/RE8 C2 Vod G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 Vod C6 N/C G6 Vss C7 C3INA/USRTS/USBCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PM	B4	PMD1/RE1	F4	AN18/C1INC/RP26/OCM1B/PMA4/RG7
B6 U5CTS/OC6/PMD11/RF0 F6 N/C B7 VcAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 VpD B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RPI37/PWRLCLK/RC14 F11 OSCO/CLKO/RC15 C1 SCL3/IC5/PMD6/RE6 G1 RPI33/PMCS1/RE8 C2 VpD G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 VpD C6 N/C G6 Vss C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1	B5	AN22/OCM1F/PMA17/RA7	F5	Vss
B7 VCAP F7 N/C B8 RP20/PMRD/PMWR/RD5 F8 Vod B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RPI37/PWRLCLK/RC14 F11 OSCO/CLKO/RC15 C1 SCL3/IC5/PMD6/RE6 G1 RPI33/PMCS1/RE8 C2 Vod G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 Vod C6 N/C G6 Vss C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RPI38/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RC18A/RB5	B6	U5CTS/OC6/PMD11/RF0	F6	N/C
B8 RP20/PMRD/PMWR/RD5 F8 VDD B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RPI37/PWRLCLK/RC14 F11 OSCO/CLKO/RC15 C1 SCL3/IC5/PMD6/RE6 G1 RPI33/PMCS1/RE8 C2 VDD G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 VDD C6 N/C G6 Vss C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	B7	VCAP	F7	N/C
B9 RP22/ICM7/PMBE0/RD3 F9 OSCI/CLKI/RC12 B10 Vss F10 Vss B11 SOSCO/C3INC/RPI37/PWRLCLK/RC14 F11 OSCO/CLKO/RC15 C1 SCL3/IC5/PMD6/RE6 G1 RPI33/PMCS1/RE8 C2 Vbb G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 Vbb C6 N/C G6 Vss C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TD0/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP13/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RD13/OCM3A/RB5	B8	RP20/PMRD/PMWR/RD5	F8	VDD
B10 Vss F10 Vss B11 SOSCO/C3INC/RPI37/PWRLCLK/RC14 F11 OSCO/CLKO/RC15 C1 SCL3/IC5/PMD6/RE6 G1 RPI33/PMCS1/RE8 C2 Vbd G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 Vbd C6 N/C G6 Vss C7 C3INA/USRTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	B9	RP22/ICM7/PMBE0/RD3	F9	OSCI/CLKI/RC12
B11 SOSCO/C3INC/RPI37/PWRLCLK/RC14 F11 OSCO/CLKO/RC15 C1 SCL3/IC5/PMD6/RE6 G1 RPI33/PMCS1/RE8 C2 VDD G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 VDD C6 N/C G6 Vss C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RPI38/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	B10	Vss	F10	Vss
C1 SCL3/IC5/PMD6/RE6 G1 RPI33/PMCS1/RE8 C2 VDD G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 VDD C6 N/C G6 VSS C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 VSS C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	B11	SOSCO/C3INC/RPI37/PWRLCLK/RC14	F11	OSCO/CLKO/RC15
C2 VDD G2 AN21/RPI34/PMA19/RE9 C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 VDD C6 N/C G6 Vss C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C1	SCL3/IC5/PMD6/RE6	G1	RPI33/PMCS1/RE8
C3 OCM2E/RG12 G3 TMS/OCM3D/RA0 C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 VDD C6 N/C G6 Vss C7 C3INA/USRTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C2	VDD	G2	AN21/ RPI34 /PMA19/RE9
C4 CTED11/PMA16/RG14 G4 N/C C5 AN23/OCM1E/RA6 G5 VDD C6 N/C G6 VSs C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 VSs C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C3	OCM2E/RG12	G3	TMS/OCM3D/RA0
C5 AN23/OCM1E/RA6 G5 Vbd C6 N/C G6 Vss C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C4	CTED11/PMA16/RG14	G4	N/C
C6 N/C G6 Vss C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RPI38/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C5	AN23/OCM1E/RA6	G5	VDD
C7 C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7 G7 Vss C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RPI38/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C6	N/C	G6	Vss
C8 RP25/PMWR/PMENB/RD4 G8 N/C C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C7	C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7	G7	Vss
C9 N/C G9 TDO/RA5 C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C8	RP25/PMWR/PMENB/RD4	G8	N/C
C10 SOSCI/C3IND/RC13 G10 SDA2/PMA20/RA3 C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RP138/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C9	N/C	G9	TDO/RA5
C11 RP12/PMA14/PMCS1/RD11 G11 TDI/PMA21/RA4 D1 RPI38/OCM1D/RC1 H1 PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C10	SOSCI/C3IND/RC13	G10	SDA2/PMA20/RA3
D1 RPI38 /OCM1D/RC1 H1 PGEC3/AN5/C1INA/ RP18 /ICM3/OCM3A/RB5	C11	RP12/PMA14/PMCS1/RD11	G11	TDI/PMA21/RA4
	D1	RPI38/OCM1D/RC1	H1	PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5
D2 SDA3/IC6/PMD7/RE7 H2 PGED3/AN4/C1INB/ RP28 /USBOEN/OCM3B/RB4	D2	SDA3/IC6/PMD7/RE7	H2	PGED3/AN4/C1INB/RP28/USBOEN/OCM3B/RB4
D3 IC4/CTED4/PMD5/RE5 H3 N/C	D3	IC4/CTED4/PMD5/RE5	H3	N/C
D4 N/C H4 N/C	D4	N/C	H4	N/C
D5 N/C H5 N/C	D5	N/C	H5	N/C
D6 N/C H6 VDD	D6	N/C	H6	VDD
D7 C3INB/U5RX/OC4/PMD14/RD6 H7 N/C	D7	C3INB/U5RX/OC4/PMD14/RD6	H7	N/C
D8 OCM3F/PMD13/RD13 H8 VBUS/RF7	D8	OCM3F/PMD13/RD13	H8	VBUS/RF7
D9 CLC3OUT/RP11/U6CTS/ICM6/INT0/RD0 H9 VUSB3V3	D9	CLC3OUT/RP11/U6CTS/ICM6/INT0/RD0	H9	VUSB3V3
D10 N/C H10 D+/RG2	D10	N/C	H10	D+/RG2
D11 RP3/PMA15/PMCS2/RD10 H11 PMPCS1/SCL2/RA2	D11	RP3/PMA15/PMCS2/RD10	H11	PMPCS1/SCL2/RA2

TABLE 7: COMPLETE PIN FUNCTION DESCRIPTIONS (PIC24FJXXXGB610 BGA)

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions.

Note: Pinouts are subject to change.

Pin	Full Pin Name	Pin	Full Pin Name
J1	AN3/C2INA/RB3	K7	AN14/RP14/CTED5/CTPLS/PMA1/PMALH/RB14
J2	AN2/CTCMP/C2INB/RP13/CTED13/RB2	K8	VDD
J3	PGED2/AN7/ RP7 /U6TX/RB7	K9	RP5/RD15
J4	AVDD	K10	RP16/USBID/RF3
J5	AN11/REFI/PMA12/RB11	K11	RP30/RF2
J6	TCK/RA1	L1	PGEC2/AN6/ RP6 /RB6
J7	AN12/U6RX/CTED2/PMA11/RB12	L2	CVREF-/VREF-/PMA7/RA9
J8	N/C	L3	AVss
J9	N/C	L4	AN9/TMPR/ RP9 /T1CK / RB9
J10	RP15/RF8	L5	CVREF/AN10/PMA13/RB10
J11	D-/RG3	L6	RP31/RF13
K1	PGEC1/ALTCVREF-/ALTVREF-/AN1/RP1/CTED12/RB1	L7	AN13/CTED1/PMA10/RB13
K2	PGED1/ALTCVREF+/ALTVREF+/AN0/RP0/RB0	L8	AN15/RP29/CTED6/PMA0/PMALL/RB15
K3	CVREF+/VREF+/PMA6/RA10	L9	RPI43/RD14
K4	AN8/ RP8 /PWRGT/RB8	L10	RP10/PMA9/RF4
K5	N/C	L11	RP17/PMA8/RF5
K6	RPI32/CTED7/PMA18/RF12		

TABLE 7: COMPLETE PIN FUNCTION DESCRIPTIONS (PIC24FJXXXGB610 BGA) (CONTINUED)

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions.

Note: Pinouts are subject to change.

PIC24FJ1024GA610/GB610 FAMILY



FIGURE 3-2: PROGRAMMER'S MODEL

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCUs and improve Data Space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all EA calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode, [Ws++], will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The Most Significant Byte (MSB) is not modified.

A Sign-Extend (SE) instruction is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the Near Data Space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the Data Space is addressable indirectly. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

4.2.4 SPECIAL FUNCTION REGISTER (SFR) SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where the SFRs are actually implemented, is shown in Table 4-3. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete list of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-11.

							SFR S	pace Ac	Idress								
	xx00	xx10	xx20	xx30	xx40	xx50	xx60	xx70	xx80	xx90	xxA0	xxB0	xxC0	xxD0	xxE0	xxF	0
000h		Core															
100h	OSC	Reset ⁽¹⁾		EPMP		CRC	REFO	PI	٨D		Timers		CTM		RTCC		
200h		Capture			Compar	e	MCCP					Comp A			FG		
300h					SCCP							ι	JART			S	SPI
400h			SPI					CLC			I	² C			DMA		
500h	D	MA	I				USB — — — —				—	_					
600h				_	_		Ι/Ο										
700h	_			A/D			_	_	_				PPS				

TABLE 4-3: IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: - = No implemented SFRs in this block

Note 1: Includes HLVD control.

5.0 DIRECT MEMORY ACCESS CONTROLLER (DMA)

Note: This data sheet summarizes the features of the PIC24FJ1024GA610/GB610 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Direct Memory Access Controller (DMA)" (DS39742), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The Direct Memory Access Controller (DMA) is designed to service high-throughput data peripherals operating on the SFR bus, allowing them to access data memory directly and alleviating the need for CPU intensive management. By allowing these data intensive peripherals to share their own data path, the main data bus is also deloaded, resulting in additional power savings.

The DMA Controller functions both as a peripheral and a direct extension of the CPU. It is located on the microcontroller data bus between the CPU and DMAenabled peripherals, with direct access to SRAM. This partitions the SFR bus into two buses, allowing the DMA Controller access to the DMA capable peripherals located on the new DMA SFR bus. The controller serves as a master device on the DMA SFR bus, controlling data flow from DMA capable peripherals. The controller also monitors CPU instruction processing directly, allowing it to be aware of when the CPU requires access to peripherals on the DMA bus and automatically relinquishing control to the CPU as needed. This increases the effective bandwidth for handling data without DMA operations causing a processor stall. This makes the controller essentially transparent to the user.

The DMA Controller has these features:

- Eight Multiple Independent and Independently Programmable Channels
- Concurrent Operation with the CPU (no DMA caused Wait states)
- DMA Bus Arbitration
- Five Programmable Address modes
- Four Programmable Transfer modes
- Four Flexible Internal Data Transfer modes
- · Byte or Word Support for Data Transfer
- 16-Bit Source and Destination Address Register for Each Channel, Dynamically Updated and Reloadable
- 16-Bit Transaction Count Register, Dynamically Updated and Reloadable
- · Upper and Lower Address Limit Registers

£

DMACH7

DMAINT7

DMASRC7

DMADST7

DMACNT7

Channel 7

- Counter Half-Full Level Interrupt
- · Software Triggered Transfer

£

DMACH6

DMAINT6

DMASRC6

DMADST6

DMACNT6

Channel 6

• Null Write mode for Symmetric Buffer Operations

A simplified block diagram of the DMA Controller is shown in Figure 5-1.



£

DMACH1

DMAINT1

DMASRC1

DMADST1

DMACNT1

Channel 1

1

DMACH0

DMAINT0

DMASRC0

DMADST0

DMACNT0

Channel 0

• Data RAM

Bus

Data RAM Address Generation

6.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "PIC24F Flash Program Memory" (DS30009715), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ1024GA610/GB610 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash memory can be programmed in four ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ1024GA610/GB610 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 128 instructions (384 bytes) at a time and erase program memory in blocks of 1024 instructions (3072 bytes) at a time.

The device implements a 7-bit Error Correcting Code (ECC). The NVM block contains a logic to write and read ECC bits to and from the Flash memory. The Flash is programmed at the same time as the corresponding ECC parity bits. The ECC provides improved resistance to Flash errors. ECC single bit errors can be transparently corrected. ECC Double-Bit Errors (ECCDBE) result in a trap.

6.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 6-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

I 1 I. 24 Bits \neg Using Program Counter 0 Program 0 Counter Working Reg EA Using TBLPAG Reg Table 1/0Instruction -16 Bits 8 Bits |♠∕ User/Configuration Byte 24-Bit EA Space Select Select T 1 1 I.

FIGURE 6-1: ADDRESSING FOR TABLE REGISTERS

6.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (1024 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 6-1):
 - a) Set the NVMOP<3:0> bits (NVMCON<3:0>) to '0011' to configure for block erase. Set the WREN (NVMCON<14>) bit.
 - b) Write the starting address of the block to be erased into the NVMADRU/NVMADR registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.
- 4. Update the TBLPAG register to point to the programming latches on the device. Update the NVMADRU/NVMADR registers to point to the destination in the program memory.

TABLE 6-1: EXAMPLE PAGE ERASE

- 5. Write the first 128 instructions from data RAM into the program memory buffers (see Table 6-1).
- 6. Write the program block to Flash memory:
 - a) Set the NVMOPx bits to '0010' to configure for row programming. Set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat Steps 4 through 6 using the next available 128 instructions from the block in data RAM, by incrementing the value in NVMADRU/NVMADR, until all 1024 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 6-2.

Step 1:	Set the NVMCON register to erase a page.						
MOV	#0x4003, W0						
MOV	W0, NVMCON						
Step 2:	Step 2: Load the address of the page to be erased into the NVMADR register pair.						
MOV	#PAGE_ADDR_LO, W0						
MOV	W0, NVMADR						
MOV	#PAGE_ADDR_HI, WO						
MOV	W0, NVMADRU						
Step 3:	Set the WR bit.						
MOV	#0x55, W0						
MOV	W0, NVMKEY						
MOV	#0xAA, W0						
MOV	W0, NVMKEY						
BSET	NVMCON, #WR						
NOP							
NOP							
NOP							

TABLE 0-2. INTERROFT VECTOR DETAILS (CONTINUED)	TABLE 8-2:	INTERRUPT VECTOR	DETAILS ((CONTINUED)
---	------------	------------------	-----------	-------------

	IRQ	N/T A datases	Int	errupt Bit Lo	ocation
Interrupt Source	#	IVI Address	Flag	Enable	Priority
I2C1BC – I2C1 Bus Collision	84	0000BCh	IFS5<4>	IEC5<4>	I2C1BCInterrupt
I2C2BC – I2C2 Bus Collision	85	0000BEh	IFS5<5>	IEC5<5>	I2C2BCInterrupt
USB1 – USB1 Interrupt	86	0000C0h	IFS5<6>	IEC5<6>	USB1Interrupt
U4E – UART4 Error	87	0000C2h	IFS5<7>	IEC5<7>	U4ErrInterrupt
U4RX – UART4 Receiver	88	0000C4h	IFS5<8>	IEC5<8>	U4RXInterrupt
U4TX – UART4 Transmitter	89	0000C6h	IFS5<9>	IEC5<9>	U4TXInterrupt
SPI3 – SPI3 General	90	0000C8h	IFS5<10>	IEC5<10>	SPI3Interrupt
SPI3TX – SPI3 Transfer Done	91	0000CAh	IFS5<11>	IEC5<11>	SPI3TXInterrupt
_	92	92	—	—	—
—	93	93	—	—	—
CCP3 – Capture/Compare 3	94	0000D0h	IFS5<14>	IEC5<14>	CCP3Interrupt
CCP4 – Capture/Compare 4	95	0000D2h	IFS5<15>	IEC5<15>	CCP4Interrupt
CLC1 – Configurable Logic Cell 1	96	0000D4h	IFS6<0>	IEC6<0>	CLC1Interrupt
CLC2 – Configurable Logic Cell 2	97	0000D6h	IFS6<1>	IEC6<1>	CLC2Interrupt
CLC3 – Configurable Logic Cell 3	98	0000D8h	IFS6<2>	IEC6<2>	CLC3Interrupt
CLC4 – Configurable Logic Cell 4	99	0000DAh	IFS6<3>	IEC6<3>	CLC4Interrupt
—	100	—	—	—	—
CCT1 – Capture/Compare Timer1	101	0000DEh	IFS6<5>	IEC6<5>	CCT1Interrupt
CCT2 – Capture/Compare Timer2	102	0000E0h	IFS6<6>	IEC6<6>	CCT2Interrupt
_	103	—	—	—	—
_	104	—	—	—	—
_	105	—	—	—	—
FST – FRC Self-Tuning Interrupt	106	0000E8h	IFS6<10>	IEC6<10>	FSTInterrupt
_	107	—	—	—	—
_	108	—	—	—	—
I2C3BC – I2C3 Bus Collision	109	0000EEh	IFS6<13>	IEC6<13>	I2C3BCInterrupt
RTCCTS – Real-Time Clock Timestamp	110	0000F0h	IFS6<14>	IEC6<14>	RTCCTSInterrupt
U5RX – UART5 Receiver	111	0000F2h	IFS6<15>	IEC6<15>	U5RXInterrupt
U5TX – UART5 Transmitter	112	0000F4h	IFS7<0>	IEC7<0>	U5TXInterrupt
U5E – UART5 Error	113	0000F6h	IFS7<1>	IEC7<1>	U5ErrInterrupt
U6RX – UART6 Receiver	114	0000F8h	IFS7<2>	IEC7<2>	U6RXInterrupt
U6TX – UART6 Transmitter	115	0000FAh	IFS7<3>	IEC7<3>	U6TXInterrupt
U6E – UART6 Error	116	0000FCh	IFS7<4>	IEC7<4>	U6ErrInterrupt
JTAG – JTAG	117	0000FEh	IFS7<5>	IEC7<5>	JTAGInterrupt

NOTES:

For 32-bit cascaded operation, these steps are also necessary:

- 1. Set the OC32 bits for both registers (OCyCON2<8> and OCxCON2<8>). Enable the even numbered module first to ensure the modules will start functioning in unison.
- Clear the OCTRIG bit of the even module (OCyCON2<7>), so the module will run in Synchronous mode.
- 3. Configure the desired output and Fault settings for OCy.
- 4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
- If Trigger mode operation is required, configure the Trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGMODE (OCxCON1<3>) and SYNCSEL<4:0> (OCxCON2<4:0>) bits.
- Configure the desired Compare or PWM mode of operation (OCM<2:0>) for OCy first, then for OCx.

Depending on the output mode selected, the module holds the OCx pin in its default state and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes and after each OCxRS match in Double Compare modes.

Single-Shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuous pulse events continue indefinitely until terminated.

15.3 Pulse-Width Modulation (PWM) Mode

In PWM mode, the output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are doublebuffered (buffer registers are internal to the module and are not mapped into SFR space).

To configure the output compare module for PWM operation:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins if available on the OC module you are using. Otherwise, configure the dedicated OCx output pins.
- 2. Calculate the desired duty cycles and load them into the OCxR register.
- 3. Calculate the desired period and load it into the OCxRS register.
- Select the current OCx as the synchronization source by writing 0x1F to the SYNCSEL<4:0> bits (OCxCON2<4:0>) and '0' to the OCTRIG bit (OCxCON2<7>).
- 5. Select a clock source by writing to the OCTSEL<2:0> bits (OCxCON1<12:10>).
- 6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- Select the desired PWM mode in the OCM<2:0> bits (OCxCON1<2:0>).
- Appropriate Fault inputs may be enabled by using the ENFLT<2:0> bits as described in Register 15-1.
- 9. If a timer is selected as a clock source, set the selected timer prescale value. The selected timer's prescaler output is used as the clock input for the OCx timer, and not the selected timer output.

Note: This peripheral contains input and output functions that may need to be configured by the Peripheral Pin Select. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

REGISTER 16-1: CCPxCON1L: CCPx CONTROL 1 LOW REGISTERS (CONTINUED)

- bit 4 CCSEL: Capture/Compare Mode Select bit
 - 1 = Input capture peripheral
 - 0 = Output compare/PWM/timer peripheral (exact function is selected by the MOD<3:0> bits)
- bit 3-0 MOD<3:0>: CCPx Mode Select bits
 - For CCSEL = 1 (Input Capture modes):
 - 1xxx = Reserved
 - 011x = Reserved
 - 0101 = Capture every 16th rising edge
 - 0100 = Capture every 4th rising edge
 - 0011 = Capture every rising and falling edge
 - 0010 = Capture every falling edge
 - 0001 = Capture every rising edge
 - 0000 = Capture every rising and falling edge (Edge Detect mode)
 - For CCSEL = 0 (Output Compare/Timer modes):
 - 1111 = External Input mode: Pulse generator is disabled, source is selected by ICS<2:0>
 - 1110 = Reserved
 - 110x = Reserved
 - 10xx = Reserved
 - 0111 = Variable Frequency Pulse mode
 - 0110 = Center-Aligned Pulse Compare mode, buffered
 - 0101 = Dual Edge Compare mode, buffered
 - 0100 = Dual Edge Compare mode
 - 0011 = 16-Bit/32-Bit Single Edge mode, toggles output on compare match
 - 0010 = 16-Bit/32-Bit Single Edge mode, drives output low on compare match
 - 0001 = 16-Bit/32-Bit Single Edge mode, drives output high on compare match
 - 0000 = 16-Bit/32-Bit Timer mode, output functions are disabled

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
OETRIG	OSCNT2	OSCNT1	OSCNT0	_	OUTM2 ⁽¹⁾	OUTM1 ⁽¹⁾	OUTM0 ⁽¹⁾		
bit 15			I				bit 8		
<u></u>									
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	_	POLACE	POLBDF ⁽¹⁾	PSSACE1	PSSACE0	PSSBDF1 ⁽¹⁾	PSSBDF0 ⁽¹⁾		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	OETRIG: CCI	Px Dead-Time	Select bit						
	1 = For Trigg	ered mode (TF	RIGEN = 1): Mo	dule does not	drive enabled	output pins unti	l triggered		
	0 = Normal o	utput pin opera	ation						
bit 14-12	OSCNT<2:0>	: One-Shot Ev	ent Count bits						
	111 = Extend	s one-shot eve	nt by 7 time ba	se periods (8 1	time base perio	ods total)			
	110 = Extend 101 = Extend	s one-shot events one-shot events	nt by 6 time ba	se periods (7 1	time base perio	ods total)			
	100 = Extend	s one-shot eve	ent by 4 time ba	se periods (51	time base perio	ods total)			
	011 = Extend	s one-shot eve	ent by 3 time ba	se periods (4 t	time base perio	ods total)			
	010 = Extend	s one-shot eve	nt by 2 time ba	se periods (3 f	time base perio	ods total)			
	001 = Extends one-shot event by 1 time base period (2 time base periods total)								
bit 11	Unimplemen	ted: Read as '	o'	ont					
bit 10-8	OUTM<2:0>:	PWMx Output	Mode Control	oits ⁽¹⁾					
	111 = Reserv	ved							
	110 = Output	Scan mode							
	101 = Brush I	DC Output mod	le, forward						
	100 = Brush I	DC Output mod	ie, reverse						
	010 = Half-Br	idge Output m	ode						
	001 = Push-F	Pull Output mod	le						
	000 = Steera l	ble Single Outp	out mode						
bit 7-6	Unimplemen	ted: Read as '	2'						
bit 5	POLACE: CC	Px Output Pin	s, OCMxA, OC	MxC and OCM	IxE, Polarity Co	ontrol bit			
	1 = Output pi 0 = Output pi	n polarity is ac	tive-low tive-high						
hit 4		Px Output Pin			IvE Polarity Co	ntrol hit(1)			
	1 = Output pi	n polarity is ac	tive-low		ixi, i olanty oc				
	0 = Output pi	in polarity is ac	tive-high						
bit 3-2	PSSACE<1:0	>: PWMx Outp	out Pins, OCMx	A, OCMxC an	d OCMxE, Shu	tdown State Co	ontrol bits		
	11 = Pins are	driven active v	vhen a shutdov	n event occur	S				
	10 = Pins are	driven inactive	when a shutdo	own event occ	urs				
	0x = Pins are	tri-stated wher	n a shutdown e	vent occurs					
bit 1-0	PSSBDF<1:0	>: PWMx Outp	out Pins, OCMx	B, OCMxD, ar	id OCMxF, Shu	itdown State Co	ontrol bits"		
	11 = Pins are 10 = Pins are	driven inactive	when a shutdov		S Urs				
	0x = Pins are	in a high-impe	dance state wh	ien a shutdowi	n event occurs				

REGISTER 16-6: CCPxCON3H: CCPx CONTROL 3 HIGH REGISTERS

Note 1: These bits are implemented in MCCPx modules only.

TXELM2

TXELM1

TXELMO

bit 0

U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
	_	RXELM5 ⁽³⁾	RXELM4 ⁽²⁾	RXELM3 ⁽¹⁾	RXELM2	RXELM1	RXELM0
bit 15	·		•				bit 8
U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC

TXELM3⁽¹⁾

REGISTER 17-5: SPIxSTATH: SPIx STATUS REGISTER HIGH

TXELM5⁽³⁾

Legend:	HSC = Hardware Settable/Clear	able bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 7

bit 13-8 **RXELM<5:0>:** Receive Buffer Element Count bits (valid in Enhanced Buffer mode)^(1,2,3)

TXELM4⁽²⁾

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **TXELM<5:0>:** Transmit Buffer Element Count bits (valid in Enhanced Buffer mode)^(1,2,3)

Note 1: RXELM3 and TXELM3 bits are only present when FIFODEPTH = 8 or higher.

2: RXELM4 and TXELM4 bits are only present when FIFODEPTH = 16 or higher.

3: RXELM5 and TXELM5 bits are only present when FIFODEPTH = 32.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—		_							
bit 15							bit 8			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
BISEE	—	DMAEE	BIOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE			
hit 7						EOFEE	hit O			
DIL 7							bit U			
Legend:										
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-8	Unimplemen	ted: Read as '0	,							
bit 7	BTSEE: Bit S	tuff Error Interru	ipt Enable bit							
	1 = Interrupt is enabled									
h # C	0 = Interrupt is disabled									
DIL O bit 5	Unimplemented: Read as '0' DMAFF: DMA Error Interrupt Enable bit									
DIUD	1 = Interrupt is enabled									
bit 4	BTOEE: Bus	Turnaround Tim	ne-out Error In	terrupt Enable	bit					
	1 = Interrupt 0 = Interrupt	is enabled is disabled								
bit 3	DFN8EE: Dat	ta Field Size Err	or Interrupt Er	nable bit						
	1 = Interrupt	is enabled								
	0 = Interrupt	is disabled								
bit 2	CRC16EE: C	RC16 Failure In	terrupt Enable	e bit						
	\perp = Interrupt 0 = Interrupt	is enabled								
bit 1	For Device m	ode:								
	CRC5EE: CR	C5 Host Error I	nterrupt Enabl	e bit						
	1 = Interrupt	is enabled								
	0 = Interrupt									
	EOFEE: End-	of-Frame (EOF) Error interru	ot Enable bit						
	1 = Interrupt	is enabled								
	0 = Interrupt	is disabled								
bit 0	PIDEE: PID (Check Failure In	terrupt Enable	bit						
	$\perp = interrupt$ 0 = Interrupt	is enabled								

REGISTER 20-20: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

20.7.3 USB ENDPOINT MANAGEMENT REGISTERS

REGISTER 20-21: U1EPn: USB ENDPOINT n CONTROL REGISTERS (n = 0 TO 15)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LSPD ⁽¹⁾	RETRYDIS ⁽¹⁾	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	LSPD: Low-Speed Direct Connection Enable bit (U1EP0 only) ⁽¹⁾
	1 = Direct connection to a low-speed device is enabled
	0 = Direct connection to a low-speed device is disabled
bit 6	RETRYDIS: Retry Disable bit (U1EP0 only) ⁽¹⁾
	1 = Retry NAK transactions are disabled
	0 = Retry NAK transactions are enabled; retry is done in hardware
bit 5	Unimplemented: Read as '0'
bit 4	EPCONDIS: Bidirectional Endpoint Control bit
	If EPTXEN and EPRXEN = 1:
	1 = Disables Endpoint n from control transfers; only TX and RX transfers are allowed
	0 = Enables Endpoint n for control (SETUP) transfers; TX and RX transfers are also allowed
	For All Other Combinations of EPTXEN and EPRXEN:
	This bit is ignored.
bit 3	EPRXEN: Endpoint Receive Enable bit
	1 = Endpoint n receive is enabled
	0 = Endpoint n receive is disabled
bit 2	EPTXEN: Endpoint Transmit Enable bit
	1 = Endpoint n transmit is enabled
	0 = Endpoint n transmit is disabled
bit 1	EPSTALL: Endpoint STALL Status bit
	1 = Endpoint n was stalled
	0 = Endpoint n was not stalled
bit 0	EPHSHK: Endpoint Handshake Enable bit
	1 = Endpoint handshake is enabled
	0 = Endpoint handshake is disabled (typically used for isochronous endpoints)
Note 1:	These bits are available only for U1EP0 and only in Host mode. For all other U1EPn registers, these bits
	are always unimplemented and read as '0'.

R-0, HSC	U-0	R/C-0, HS	R/C-0, HS	U-0	U-0	U-0	U-0	
BUSY		ERROR	TIMEOUT	_				
bit 15				•			bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RADDR23 ⁽¹⁾	RADDR22 ⁽¹⁾	RADDR21 ⁽¹⁾	RADDR20 ⁽¹⁾	RADDR19 ⁽¹⁾	RADDR18 ⁽¹⁾	RADDR17 ⁽¹⁾	RADDR16 ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimplem	ented, read as '	0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
C = Clearable	bit	HS = Hardware	e Settable bit	HSC = Hardwa	are Settable/Cl	earable bit		
bit 15	it 15 BUSY: Busy bit (Master mode only) 1 = Port is busy 0 = Port is not busy							
bit 14	Unimplement	ed: Read as 'o)'					
bit 13	ERROR: Error	r bit						
	1 = Transaction error (illegal transaction was requested)0 = Transaction completed successfully							
bit 12	bit 12 TIMEOUT: Time-out bit							
	1 = Transaction timed out0 = Transaction completed successfully							
bit 11-8	Unimplement	ed: Read as 'o)'					
bit 7-0	bit 7-0 RADDR<23:16>: Parallel Master Port Reserved Address Space bits ⁽¹⁾							
Note 1: If RADDR<23:16> = 00000000, then the last EDS address for Chip Select 2 will be FFFFFh.								

REGISTER 21-2: PMCON2: EPMP CONTROL REGISTER 2

REGISTER 24-5:	CLCxGLSH: CLCx GATE LOGIC INPUT SELECT HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
G4D4T	G4D4N	G4D3T	G4D3N	G4D2T	G4D2N	G4D1T	G4D1N			
bit 15	0.2	0.201	0.20.1	0.52.	0.02.11	0.2.1	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
G3D4T	G3D4N	G3D3T	G3D3N	G3D2T	G3D2N	G3D1T	G3D1N			
bit 7							bit 0			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown				
1.11.4.5			4.7	1.4						
bit 15	G4D41: Gate	4 Data Source	4 Irue Enable	e bit						
	1 = The Data 0 = The Data	Source 4 signa	al is disabled fo	or Gate 4						
bit 14	G4D4N: Gate	e 4 Data Source	4 Negated Er	nable bit						
	1 = The Data	Source 4 inver	ted signal is er	nabled for Gate	e 4					
	0 = The Data	Source 4 inver	ted signal is di	sabled for Gate	e 4					
bit 13	G4D3T: Gate	4 Data Source	3 True Enable	e bit						
	1 = The Data	Source 3 signa	al is enabled fo	r Gate 4 or Gate 4						
hit 12	G4D3N. Gate	4 Data Source	3 Negated Fr	h Calc 4						
	1 = The Data	Source 3 inver	ted signal is er	nabled for Gate	e 4					
	0 = The Data	Source 3 inver	ted signal is di	sabled for Gate	e 4					
bit 11	G4D2T: Gate 4 Data Source 2 True Enable bit									
	1 = The Data	Source 2 signa	I is enabled fo	r Gate 4						
hit 10	0 = The Data	Source 2 signa	al is disabled to	or Gate 4						
	G4UZN: Gate 4 Data Source 2 Negated Enable bit									
	0 = The Data	Source 2 inver	ted signal is di	sabled for Gate	e 4					
bit 9	G4D1T: Gate	4 Data Source	1 True Enable	e bit						
	1 = The Data	Source 1 signa	I is enabled fo	r Gate 4						
	0 = The Data	Source 1 signa	I is disabled fo	or Gate 4						
bit 8	G4D1N: Gate	e 4 Data Source	e 1 Negated Er	nable bit						
	\perp = The Data 0 = The Data	Source 1 inver	ted signal is ei ted signal is di	sabled for Gate	e 4 e 4					
bit 7	G3D4T: Gate	3 Data Source	4 True Enable	e bit						
	1 = The Data	Source 4 signa	I is enabled fo	r Gate 3						
	0 = The Data	Source 4 signa	al is disabled for	or Gate 3						
bit 6	G3D4N: Gate	a 3 Data Source	4 Negated Er	hable bit						
	1 = The Data	Source 4 inver	ted signal is er ted signal is di	nabled for Gate	e 3					
bit 5	G3D3T: Gate	3 Data Source	3 True Enable	hit	50					
bit 5	1 = The Data	Source 3 signa	I is enabled fo	r Gate 3						
	0 = The Data	Source 3 signa	al is disabled for	or Gate 3						
bit 4	G3D3N: Gate	e 3 Data Source	3 Negated Er	nable bit						
	1 = The Data	Source 3 inver	ted signal is er	habled for Gate	3					
	0 = The Data	Source 3 inver	ted signal is di	sabled for Gate	93					

27.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Dual Comparator Module" (DS39710), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

27.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 27-1). The comparator voltage reference provides two ranges of output voltage, each with 32 distinct levels.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.





64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length and 7.70x7.70mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	W2			7.50
Optional Center Pad Length	T2			7.50
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X20)	X1			0.30
Contact Pad Length (X20)	Y1			0.90
Contact Pad to Center Pad (X20)	G	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-2213B

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	0.40 BSC			
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B