

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	1MB (341.5K x 24)
Program Memory Type	FLASH
EEPROM Size	- ·
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj1024ga610-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Referenced Sources**

This device data sheet is based on the following individual chapters of the *"dsPlC33/PlC24 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the PIC24FJ1024GA610/GB610 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features and other documentation, the resulting page provides links to the related family reference manual sections.

- "CPU with Extended Data Space (EDS)" (DS39732)
- "Data Memory with Extended Data Space (EDS)" (DS39733)
- "Direct Memory Access Controller (DMA)" (DS39742)
- "PIC24F Flash Program Memory" (DS30009715)
- "Reset" (DS39712)
- "Interrupts" (DS70000600)
- "Power-Saving Features" (DS39698)
- "I/O Ports with Peripheral Pin Select (PPS)" (DS39711)
- "Timers" (DS39704)
- "Input Capture with Dedicated Timer" (DS70000352)
- "Output Compare with Dedicated Timer" (DS70005159)
- "Capture/Compare/PWM/Timer (MCCP and SCCP)" (DS33035A)
- "Serial Peripheral Interface (SPI) with Audio Codec Support" (DS70005136)
- "Inter-Integrated Circuit (I<sup>2</sup>C)" (DS70000195)
- "UART" (DS39708)
- "USB On-The-Go (OTG)" (DS39721)
- "Enhanced Parallel Master Port (EPMP)" (DS39730)
- "RTCC with Timestamp" (DS70005193)
- "RTCC with External Power Control" (DS39745)
- "32-Bit Programmable Cyclic Redundancy Check (CRC)" (DS30009729)
- "12-Bit A/D Converter with Threshold Detect" (DS39739)
- "Scalable Comparator Module" (DS39734)
- "Dual Comparator Module" (DS39710)
- "Charge Time Measurement Unit (CTMU) and CTMU Operation with Threshold Detect" (DS30009743)
- "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (DS39725)
- "Watchdog Timer (WDT)" (DS39697)
- "CodeGuard™ Intermediate Security" (DS70005182)
- "High-Level Device Integration" (DS39719)
- "Programming and Diagnostics" (DS39716)
- "Dual Partition Flash Program Memory" (DS70005156)

## 2.4 Voltage Regulator Pin (VCAP)


Note: This section applies only to PIC24FJ devices with an on-chip voltage regulator.

Refer to **Section 30.3** "**On-Chip Voltage Regulator**" for details on connecting and using the on-chip regulator.

A low-ESR (< 5 $\Omega$ ) capacitor is required on the VCAP pin to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD and must use a capacitor of 10  $\mu$ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate the ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 33.0 "Electrical Characteristics"** for additional information.



## TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS (0805 CASE SIZE)

Make	Part # Nominal Capacitance		Base Tolerance	Rated Voltage
TDK	C2012X5R1E106K085AC	10 µF	±10%	25V
TDK	C2012X5R1C106K085AC	10 µF	±10%	16V
Kemet	C0805C106M4PACTU	10 µF	±10%	16V
Murata	GRM21BR61E106KA3L	10 µF	±10%	25V
Murata	GRM21BR61C106KE15	10 µF	±10%	16V

# 4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and buses. This architecture also allows direct access of program memory from the Data Space during code execution.

## 4.1 **Program Memory Space**

The program address memory space of the PIC24FJ1024GA610/GB610 family devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or Data Space remapping, as described in **Section 4.3** "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and customer OTP sections of the configuration memory space.

The PIC24FJ1024GA610/GB610 family of devices supports a Single Partition mode and two Dual Partition modes. The Dual Partition modes allow the device to be programmed with two separate applications to facilitate bootloading or to allow an application to be programmed at run time without stalling the CPU.

Memory maps for the PIC24FJ1024GA610/GB610 family of devices are shown in Figure 4-1.

File Name	Address	All Resets	File Name	Address	All Resets		
CPU CORE	·	•	INTERRUPT CONTROLLER (CONTINUED)				
WREG0	0000	0000	IEC1	009A	0000		
WREG1	0002	0000	IEC2	009C	0000		
WREG2	0004	0000	IEC3	009E	0000		
WREG3	0006	0000	IEC4	00A0	0000		
WREG4	0008	0000	IEC5	00A2	0000		
WREG5	000A	0000	IEC6	00A4	0000		
WREG6	000C	0000	IEC7	00A6	0000		
WREG7	000E	0000	IPC0	00A8	4444		
WREG8	0010	0000	IPC1	00AA	4444		
WREG9	0012	0000	IPC2	00AC	4444		
WREG10	0014	0000	IPC3	00AE	4444		
WREG11	0016	0000	IPC4	00B0	4444		
WREG12	0018	0000	IPC5	00B2	4404		
WREG13	001A	0000	IPC6	00B4	4444		
WREG14	001C	0000	IPC7	00B6	4444		
WREG15	001E	0800	IPC8	00B8	0044		
SPLIM	0020	xxxx	IPC9	00BA	4444		
PCL	002E	0000	IPC10	00BC	4444		
РСН	0030	0000	IPC11	00BE	4444		
DSRPAG	0032	0000	IPC12	00C0	4444		
DSWPAG	0034	0000	IPC13	00C2	0440		
RCOUNT	0036	xxxx	IPC14	00C4	4400		
SR	0042	0000	IPC15	00C6	4444		
CORCON	0044	0004	IPC16	00C8	4444		
DISICNT	0052	xxxx	IPC17	00CA	4444		
TBLPAG	0054	0000	IPC18	00CC	0044		
INTERRUPT CONT	FROLLER		IPC19	00CE	0040		
INTCON1	0080	0000	IPC20	00D0	4440		
INTCON2	0082	8000	IPC21	00D2	4444		
INTCON4	0086	0000	IPC22	00D4	4444		
IFS0	0088	0000	IPC23	00D6	4400		
IFS1	008A	0000	IPC24	00D8	4444		
IFS2	008C	0000	IPC25	00DA	0440		
IFS3	008E	0000	IPC26	00DC	0400		
IFS4	0090	0000	IPC27	00DE	4440		
IFS5	0092	0000	IPC28	00E0	4444		
IFS6	0094	0000	IPC29	00E2	0044		
IFS7	0096	0000	INTTREG	00E4	0000		
IEC0	0098	0000					

TABLE 4-4:SFR MAP: 0000h BLOCK

Legend: — = unimplemented, read as '0'; x = undefined. Reset values are shown in hexadecimal.

## 4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide Data Space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. It can only access the least significant word of the program word.

# 4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the MSBs of TBLPAG are used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 10-bit Extended Data Space Read register (DSRPAG) is used to define a 16K word page in the program space. When the Most Significant bit (MSb) of the EA is '1', and the MSb (bit 9) of DSRPAG is '1', the lower 8 bits of DSRPAG are concatenated with the lower 15 bits of the EA to form a 23-bit program space address. The DSRPAG<8> bit decides whether the lower word (when bit is '0') or the higher word (when bit is '1') of program memory is mapped. Unlike table operations, this strictly limits remapping operations to the user memory area.

Table 4-14 and Figure 4-8 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a Data Space word.

	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	struction Access User 0			PC<22:1>		0	
(Code Execution)		0xx xxxx xxxx xxxx xxx0					
TBLRD/TBLWT	User	TBLPAG<7:0>		Data EA<15:0>			
(Byte/Word Read/Write)		0xxx xxxx		xxxx xxxx xxxx xxxx			
	Configuration	TBLPAG<7:0>		Data EA<15:0>			
		1xxx xxxx		XXXX XXXX XXXX XXXX			
Program Space Visibility	User	0 DSRPAG<7:		G<7:0> <sup>(2)</sup> Data EA<14:0> <sup>(1)</sup>		:0>(1)	
(Block Remap/Read)		0	xxxx xxxx		xxx xxxx xxxx xxxx		

# TABLE 4-14: PROGRAM SPACE ADDRESS CONSTRUCTION

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is DSRPAG<0>.

2: DSRPAG<9> is always '1' in this case. DSRPAG<8> decides whether the lower word or higher word of program memory is read. When DSRPAG<8> is '0', the lower word is read, and when it is '1', the higher word is read.

TABLE 0-2. INTERRUPT VECTOR DETAILS (CONTINUED)	<b>TABLE 8-2:</b>	INTERRUPT VECTOR DETAILS (CO	NTINUED)
---	-------------------	------------------------------	----------

Interrunt Source	IRQ IVT Address		Interrupt Bit Location			
Interrupt Source	#	IVI Address	Flag	Enable	Priority	
I2C1BC – I2C1 Bus Collision	84	0000BCh	IFS5<4>	IEC5<4>	I2C1BCInterrupt	
I2C2BC – I2C2 Bus Collision	85	0000BEh	IFS5<5>	IEC5<5>	I2C2BCInterrupt	
USB1 – USB1 Interrupt	86	0000C0h	IFS5<6>	IEC5<6>	USB1Interrupt	
U4E – UART4 Error	87	0000C2h	IFS5<7>	IEC5<7>	U4ErrInterrupt	
U4RX – UART4 Receiver	88	0000C4h	IFS5<8>	IEC5<8>	U4RXInterrupt	
U4TX – UART4 Transmitter	89	0000C6h	IFS5<9>	IEC5<9>	U4TXInterrupt	
SPI3 – SPI3 General	90	0000C8h	IFS5<10>	IEC5<10>	SPI3Interrupt	
SPI3TX – SPI3 Transfer Done	91	0000CAh	IFS5<11>	IEC5<11>	SPI3TXInterrupt	
—	92	92	_	_	—	
—	93	93	_	_	—	
CCP3 – Capture/Compare 3	94	0000D0h	IFS5<14>	IEC5<14>	CCP3Interrupt	
CCP4 – Capture/Compare 4	95	0000D2h	IFS5<15>	IEC5<15>	CCP4Interrupt	
CLC1 – Configurable Logic Cell 1	96	0000D4h	IFS6<0>	IEC6<0>	CLC1Interrupt	
CLC2 – Configurable Logic Cell 2	97	0000D6h	IFS6<1>	IEC6<1>	CLC2Interrupt	
CLC3 – Configurable Logic Cell 3	98	0000D8h	IFS6<2>	IEC6<2>	CLC3Interrupt	
CLC4 – Configurable Logic Cell 4	99	0000DAh	IFS6<3>	IEC6<3>	CLC4Interrupt	
—	100	—	—	—	—	
CCT1 – Capture/Compare Timer1	101	0000DEh	IFS6<5>	IEC6<5>	CCT1Interrupt	
CCT2 – Capture/Compare Timer2	102	0000E0h	IFS6<6>	IEC6<6>	CCT2Interrupt	
_	103	—	—	—	—	
—	104	—	—	_	—	
	105	—	—	_	—	
FST – FRC Self-Tuning Interrupt	106	0000E8h	IFS6<10>	IEC6<10>	FSTInterrupt	
	107	—	—	—	—	
	108	—	—	_	—	
I2C3BC – I2C3 Bus Collision	109	0000EEh	IFS6<13>	IEC6<13>	I2C3BCInterrupt	
RTCCTS – Real-Time Clock Timestamp	110	0000F0h	IFS6<14>	IEC6<14>	RTCCTSInterrupt	
U5RX – UART5 Receiver	111	0000F2h	IFS6<15>	IEC6<15>	U5RXInterrupt	
U5TX – UART5 Transmitter	112	0000F4h	IFS7<0>	IEC7<0>	U5TXInterrupt	
U5E – UART5 Error	113	0000F6h	IFS7<1>	IEC7<1>	U5ErrInterrupt	
U6RX – UART6 Receiver	114	0000F8h	IFS7<2>	IEC7<2>	U6RXInterrupt	
U6TX – UART6 Transmitter	115	0000FAh	IFS7<3>	IEC7<3>	U6TXInterrupt	
U6E – UART6 Error	116	0000FCh	IFS7<4>	IEC7<4>	U6ErrInterrupt	
JTAG – JTAG	117	0000FEh	IFS7<5>	IEC7<5>	JTAGInterrupt	

DANCO							
R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-0
ROEN		ROSIDL	ROOUT	ROSLP	—	ROSWEN	ROACTIVE
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_		_	_	ROSEL3	ROSEL2	ROSEL1	ROSEL0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	1 = Reference	ence Oscillator e Oscillator mo e Oscillator is d	dule is enabled	1			
bit 14	Unimplement	ted: Read as '	0'				
bit 13	ROSIDL: REF	O Stop in Idle	Mode bit				
		ues module op s module opera		levice enters Idl de	e mode		
bit 12	ROOUT: Refe	erence Clock O	utput Enable b	bit			
		e clock is driver e clock is not d		•			
bit 11	ROSLP: Refe	rence Oscillato	or Output Stop	in Sleep bit			
		e Oscillator cor e Oscillator is d					
bit 10	Unimplement	ted: Read as '	0'				
bit 9	ROSWEN: Re	eference Clock	RODIV<14:0>	/ROTRIM<0:8>	Switch Enable	e bit	
		ock divider; cloo der switch has		ching is currently	y in progress		
bit 8	ROACTIVE: F	Reference Cloc	k Request Sta	tus bit			
				not change the pdate the REF0		s)	
bit 7-4	Unimplement	ted: Read as '	0'				
bit 3-0	ROSEL<3:0>	: Reference Cl	ock Source Se	elect bits			
	1111-1001 = 1000 = REFI 0111 = Reser 0110 = PLL ( 0101 = SOSC 0100 = LPRC 0011 = FRC 0010 = POSC 0001 = Peript 0000 = Oscilla	pin ved 4/6/8x or 96 MI C heral clock	Hz)				

## REGISTER 9-8: REFOCONL: REFERENCE OSCILLATOR CONTROL REGISTER LOW

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	TCKIBR5	TCKIBR4	TCKIBR3	TCKIBR2	TCKIBR1	TCKIBR0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	TCKIAR5	TCKIAR4	TCKIAR3	TCKIAR2	TCKIAR1	TCKIAR0
bit 7							bit 0
Legend:							

## REGISTER 11-22: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 TCKIBR<5:0>: Assign MCCP/SCCP Clock Input B to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 TCKIAR<5:0>: Assign MCCP/SCCP Clock Input A to Corresponding RPn or RPIn Pin bits

## REGISTER 11-23: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14

U-0	U-0	r-1	r-1	r-1	r-1	r-1	r-1
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	r-1	r-1	r-1	r-1	r-1	r-1
_	—		_	—	—		—
bit 7							bit 0

Legend:	r = Reserved bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **Reserved**: Maintain as '1'

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **Reserved**: Maintain as '1'

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0
bit 7							bit 0

## REGISTER 11-42: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP13R<5:0>: RP13 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP13 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP12R<5:0>: RP12 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP12 (see Table 11-4 for peripheral function numbers).

## REGISTER 11-43: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP15R5 <sup>(1)</sup>	RP15R4 <sup>(1)</sup>	RP15R3 <sup>(1)</sup>	RP15R2 <sup>(1)</sup>	RP15R1 <sup>(1)</sup>	RP15R0 <sup>(1)</sup>
bit 15							bit 8
11-0	U_0	R/\\/_0	R/\\/_0	R/W-0	R/W-0	R/W-0	R/\\/_0

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
b	it 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 RP15R<5:0>: RP15 Output Pin Mapping bits<sup>(1)</sup>

Peripheral Output Number n is assigned to pin, RP15 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP14R<5:0>:** RP14 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP14 (see Table 11-4 for peripheral function numbers).

**Note 1:** This pin is not available on 64-pin devices.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
<u> </u>	<u> </u>	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	ENFLT2 <sup>(2)</sup>	ENFLT1 <sup>(2)</sup>				
bit 15		OCCIDE	OUTOLLE	OUTOLLT	OUTOLLU		bit 8				
R/W-0	R/W-0, HSC	R/W-0, HSC	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0				
ENFLT0	(2) OCFLT2 <sup>(2,3)</sup>	OCFLT1 <sup>(2,4)</sup>	OCFLT0 <sup>(2,4)</sup>	TRIGMODE	OCM2 <sup>(1)</sup>	OCM1 <sup>(1)</sup>	OCM0 <sup>(1)</sup>				
bit 7	1		L	l		•	bit 0				
Legend:		HSC = Hardw	are Settable/C	learable bit							
R = Read	able bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15-14	Unimplemen	ted: Read as '	)'								
bit 13	OCSIDL: Out	put Compare x	Stop in Idle Mo	ode Control bit							
		ompare x halts									
				e in CPU Idle m	node						
bit 12-10		>: Output Com		elect bits							
	111 = Periphe 110 = Reserv	eral clock (Fcy)									
	101 = Reserv										
			hchronous cloc	k is supported)							
		011 = Timer5 clock									
	010 = Timer4 001 = Timer3										
	001 = Timer3 000 = Timer2										
bit 9		It Input 2 Enab	e bit <b>(2)</b>								
		Comparator 1/2		ed <sup>(3)</sup>							
	0 = Fault 2 is		,								
bit 8		lt Input 1 Enab									
	1 = Fault 1 (0 0 = Fault 1 is	DCFB pin) is er	abled <sup>(4)</sup>								
bit 7		It Input 0 Enab	e hit(2)								
		DCFA pin) is er									
	0 = Fault 0 is										
bit 6	OCFLT2: Out	put Compare x	PWM Fault 2 (	(Comparator 1/2	2/3) Condition	Status bit <sup>(2,3)</sup>					
	1 = PWM Fa	ult 2 has occur	ed								
		Fault 2 has oc									
bit 5				(OCFB pin) Cor	ndition Status b	bit <sup>(2,4)</sup>					
		ult 1 has occur Fault 1 has oc									
		1 4411 1 1143 00	curred								
Note 1:	The OCx output n "Peripheral Pin \$	Select (PPS)".	•				Section 11.4				
2:	The Fault input er										
3:	The Comparator channels, Compa					put controls the	e OC4-OC6				
4:	The OCFA/OCFB	Fault inputs mu	ust also be conf	figured to an av	ailable RPn/RF	In pin. For mor	e information,				

## REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

4: The OCFA/OCFB Fault inputs must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—			BRG<12:8> <sup>(1)</sup>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BRG	<7:0> <sup>(1)</sup>			
bit 7							bit 0
Legend:							
		· · · · · · · · · · · · · · · ·					

#### REGISTER 17-8: SPIxBRGL: SPIx BAUD RATE GENERATOR REGISTER LOW

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-0 BRG<12:0>: SPIx Baud Rate Generator Divisor bits<sup>(1)</sup>

**Note 1:** Changing the BRG value when SPIEN = 1 causes undefined behavior.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RXWIEN	—	RXMSK5 <sup>(1)</sup>	RXMSK4 <sup>(1,4)</sup>	RXMSK3 <sup>(1,3)</sup>	RXMSK2 <sup>(1,2)</sup>	RXMSK1 <sup>(1)</sup>	RXMSK0 <sup>(1)</sup>
bit 15		·			•		bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TXWIEN	—	TXMSK5 <sup>(1)</sup>	TXMSK4 <sup>(1,4)</sup>	TXMSK3 <sup>(1,3)</sup>	TXMSK2 <sup>(1,2)</sup>	TXMSK1 <sup>(1)</sup>	TXMSK0 <sup>(1)</sup>
bit 7							bit (
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpleme	nted bit, read as	ʻ0'	
-n = Value	at POR	'1' = Bit is set	:	'0' = Bit is cleare	ed	x = Bit is unkn	own
bit 14 bit 13-8	RXMSK<5	ented: Read as :0>: RX Buffer	Mask bits <sup>(1,2,3,4</sup>				
		oits; used in con	-				
bit 7		Transmit Waterr					_
		rs transmit buffe es transmit buffe		rmark interrupt w ermark interrupt	/hen TXMSK<5:(	)> = TXELM<5:	0>
bit 6	Unimplem	ented: Read as	<b>s</b> 'O'				
bit 5-0	TXMSK<5	:0>: TX Buffer M	/lask bits <sup>(1,2,3,4)</sup>				
	TX mask b	its; used in conj	junction with the	e TXWIEN bit.			
Note 1:	Mask values this case.	s higher than Fl	FODEPTH are	not valid. The m	odule will not tri	gger a match fo	or any value in
2:	RXMSK2 ar	nd TXMSK2 bits	are only prese	nt when FIFODE	PTH = 8 or high	er.	
3:	RXMSK3 ar	nd TXMSK3 bits	are only prese	nt when FIFODE	PTH = 16 or hig	her.	

## REGISTER 17-10: SPIxIMSKH: SPIx INTERRUPT MASK REGISTER HIGH

**4:** RXMSK4 and TXMSK4 bits are only present when FIFODEPTH = 32.

## REGISTER 19-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 7-6	URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
	<ul> <li>11 = Interrupt is set on an RSR transfer, making the receive buffer full (i.e., has 4 data characters)</li> <li>10 = Interrupt is set on an RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)</li> <li>0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters</li> </ul>
bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode is enabled (if 9-bit mode is not selected, this does not take effect)</li> <li>0 = Address Detect mode is disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle 0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (the character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (the character at the top of the receive FIFO)</li> <li>0 = Framing error has not been detected</li> </ul>
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	<ul> <li>1 = Receive buffer has overflowed</li> <li>0 = Receive buffer has not overflowed (clearing a previously set OERR bit, 1 → 0 transition); will reset the receive buffer and the RSR to the empty state</li> </ul>
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>
Note 1:	The value of this bit only affects the transmit properties of the module when the $IrDA^{\otimes}$ encoder is enabled (IREN = 1).

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

BDs have a fixed relationship to a particular endpoint, depending on the buffering configuration. Table 20-2 provides the mapping of BDs to endpoints. This relationship also means that gaps may occur in the BDT if endpoints are not enabled contiguously. This, theoretically, means that the BDs for disabled endpoints could be used as buffer space. In practice, users should avoid using such spaces in the BDT unless a method of validating BD addresses is implemented.

#### 20.2.1 BUFFER OWNERSHIP

Because the buffers and their BDs are shared between the CPU and the USB module, a simple semaphore mechanism is used to distinguish which is allowed to update the BD and associated buffers in memory. This is done by using the UOWN bit as a semaphore to distinguish which is allowed to update the BD and associated buffers in memory. UOWN is the only bit that is shared between the two configurations of BDnSTAT.

When UOWN is clear, the BD entry is "owned" by the microcontroller core. When the UOWN bit is set, the BD entry and the buffer memory are "owned" by the USB peripheral. The core should not modify the BD or its

corresponding data buffer during this time. Note that the microcontroller core can still read BDnSTAT while the SIE owns the buffer and vice versa.

The Buffer Descriptors have a different meaning based on the source of the register update. Register 20-1 and Register 20-2 show the differences in BDnSTAT depending on its current "ownership".

When UOWN is set, the user can no longer depend on the values that were written to the BDs. From this point, the USB module updates the BDs as necessary, overwriting the original BD values. The BDnSTAT register is updated by the SIE with the token PID and the transfer count is updated.

#### 20.2.2 DMA INTERFACE

The USB OTG module uses a dedicated DMA to access both the BDT and the endpoint data buffers. Since part of the address space of the DMA is dedicated to the Buffer Descriptors, a portion of the memory connected to the DMA must comprise a contiguous address space, properly mapped for the access by the module.

			BDs Assigned to Endpoint					
Endpoint	Mode 0 (No Ping-Pong)		Mode 1 (Ping-Pong on EP0 RX)		Mode 2 (Ping-Pong on All EPs)		Mode 3 (Ping-Pong on All Other EPs, Except EP0)	
	RX	тх	RX	тх	RX	тх	RX	тх
0	0	1	0 (E), 1 (O)	2	0 (E), 1 (O)	2 (E), 3 (O)	0	1
1	2	3	3	4	4 (E), 5 (O)	6 (E), 7 (O)	2 (E), 3 (O)	4 (E), 5 (O)
2	4	5	5	6	8 (E), 9 (O)	10 (E), 11 (O)	6 (E), 7 (O)	8 (E), 9 (O)
3	6	7	7	8	12 (E), 13 (O)	14 (E), 15 (O)	10 (E), 11 (O)	12 (E), 13 (O)
4	8	9	9	10	16 (E), 17 (O)	18 (E), 19 (O)	14 (E), 15 (O)	16 (E), 17 (O)
5	10	11	11	12	20 (E), 21 (O)	22 (E), 23 (O)	18 (E), 19 (O)	20 (E), 21 (O)
6	12	13	13	14	24 (E), 25 (O)	26 (E), 27 (O)	22 (E), 23 (O)	24 (E), 25 (O)
7	14	15	15	16	28 (E), 29 (O)	30 (E), 31 (O)	26 (E), 27 (O)	28 (E), 29 (O)
8	16	17	17	18	32 (E), 33 (O)	34 (E), 35 (O)	30 (E), 31 (O)	32 (E), 33 (O)
9	18	19	19	20	36 (E), 37 (O)	38 (E), 39 (O)	34 (E), 35 (O)	36 (E), 37 (O)
10	20	21	21	22	40 (E), 41 (O)	42 (E), 43 (O)	38 (E), 39 (O)	40 (E), 41 (O)
11	22	23	23	24	44 (E), 45 (O)	46 (E), 47 (O)	42 (E), 43 (O)	44 (E), 45 (O)
12	24	25	25	26	48 (E), 49 (O)	50 (E), 51 (O)	46 (E), 47 (O)	48 (E), 49 (O)
13	26	27	27	28	52 (E), 53 (O)	54 (E), 55 (O)	50 (E), 51 (O)	52 (E), 53 (O)
14	28	29	29	30	56 (E), 57 (O)	58 (E), 59 (O)	54 (E), 55 (O)	56 (E), 57 (O)
15	30	31	31	32	60 (E), 61 (O)	62 (E), 63 (O)	58 (E), 59 (O)	60 (E), 61 (O)


## TABLE 20-2: ASSIGNMENT OF BUFFER DESCRIPTORS FOR THE DIFFERENT BUFFERING MODES

**Legend:** (E) = Even transaction buffer, (O) = Odd transaction buffer

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	_	_	_		—	_				
bit 15		·					bit				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BTSEE		DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE				
						EOFEE					
bit 7							bit				
Legend:											
R = Readat		W = Writable		•	nented bit, read						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
hit 15 0	Unimplance	nted. Deed ee (	o'								
bit 15-8 bit 7	-	nted: Read as ' Stuff Error Interr									
	1 = Interrup										
	0 = Interrup										
bit 6	Unimpleme	nted: Read as '	0'								
bit 5	DMAEE: DM	A Error Interrup	t Enable bit								
	1 = Interrupt is enabled										
	0 = Interrup										
bit 4		s Turnaround Tir	ne-out Error In	terrupt Enable	bit						
	1 = Interrup 0 = Interrup										
bit 3	-		ror Interrunt F	nable bit							
bit o		<b>DFN8EE:</b> Data Field Size Error Interrupt Enable bit 1 = Interrupt is enabled									
	0 = Interrup										
bit 2	CRC16EE: (	CRC16 Failure I	nterrupt Enable	e bit							
	1 = Interrup										
	0 = Interrup										
bit 1	For Device r	node: RC5 Host Error	Interrunt Enab	le hit							
	1 = Interrup										
	0 = Interrup										
	<u>For Host mo</u>										
		d-of-Frame (EOF	Error interru	pt Enable bit							
	1 = Interrup 0 = Interrup										
	5 menup										
bit 0	PIDEE PID	Check Failure In	nterrupt Enable	e bit							
bit 0	<b>PIDEE:</b> PID 1 = Interrup	Check Failure Ir t is enabled	nterrupt Enable	e bit							

# REGISTER 20-20: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER





# 22.6 Power Control

The RTCC includes a power control feature that allows the device to periodically wake-up an external device, wait for the device to be stable before sampling wake-up events from that device and then shut down the external device. This can be done completely autonomously by the RTCC, without the need to wake-up from the current lower power mode.

To use this feature:

- 1. Enable the RTCC (RTCEN = 1).
- 2. Set the PWCEN bit (RTCCON1L<10>).
- Configure the RTCC pin to drive the PWC control signal (RTCOE = 1 and OUTSEL<2:0> = 011).

The polarity of the PWC control signal may be chosen using the PWCPOL bit (RTCCON1L<9>). An activelow or active-high signal may be used with the appropriate external switch to turn on or off the power to one or more external devices. The active-low setting may also be used in conjunction with an open-drain setting on the RTCC pin, in order to drive the ground pin(s) of the external device directly (with the appropriate external VDD pull-up device), without the need for external switches. Finally, the CHIME bit should be set to enable the PWC periodicity. Once the RTCC and PWC are enabled and running, the PWC logic will generate a control output and a sample gate output. The control output is driven out on the RTCC pin (when RTCOE = 1 and OUTSEL<2:0 > = 011) and is used to power up or down the device, as described above.

Once the control output is asserted, the stability window begins, in which the external device is given enough time to power up and provide a stable output.

Once the output is stable, the RTCC provides a sample gate during the sample window. The use of this sample gate depends on the external device being used, but typically, it is used to mask out one or more wake-up signals from the external device.

Finally, both the stability and the sample windows close after the expiration of the sample window and the external device is powered down.

## REGISTER 23-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
			X<7:1>				—	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at I	a = Value at POR '1' = Bit is set '		'0' = Bit is cleared		x = Bit is unknown			


bit 15-1 X<15:1>: XOR of Polynomial Term x<sup>n</sup> Enable bits

bit 0 Unimplemented: Read as '0'

#### REGISTER 23-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Χ<	31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Χ<	23:16>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at F	n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown	


bit 15-0 X<31:16>: XOR of Polynomial Term x<sup>n</sup> Enable bits





## 121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA--Formerly XBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	ILLIMETER:	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E1		0.80 BSC	
Contact Pitch	E2		0.80 BSC	
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Diameter (X121)	X			0.32

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148 Rev D

INTTREG (Interrupt Control and Status)
IOCFx (Interrupt-on-Change Flag x)158
IOCNx (Interrupt-on-Change Negative Edge x) 157
IOCPx (Interrupt-on-Change Positive Edge x)
IOCSTAT (Interrupt-on-Change Status)
NVMCON (Flash Memory Control)91
OCxCON1 (Output Compare x Control 1)
OCxCON2 (Output Compare x Control 2)
OSCCON (Oscillator Control) 118
OSCDIV (Oscillator Divisor)124
OSCFDIV (Oscillator Fractional Divisor)
OSCTUN (FRC Oscillator Tune)
OSCION (FRC Oscillator Turle)
PADCON (Pad Configuration Control)
PADCON (Port Configuration) 155
PMCON1 (EPMP Control 1)
PMCON2 (EPMP Control 2) 302
PMCON3 (EPMP Control 3)
PMCON4 (EPMP Control 4)
PMCSxBS (EPMP Chip Select x Base Address) 306
PMCSxCF (EPMP Chip Select x Configuration) 305
PMCSxMD (EPMP Chip Select x Mode)
PMD1 (Peripheral Module Disable 1)
PMD2 (Peripheral Module Disable 2) 142
PMD3 (Peripheral Module Disable 3) 143
PMD4 (Peripheral Module Disable 4) 144
PMD5 (Peripheral Module Disable 5) 145
PMD6 (Peripheral Module Disable 6) 146
PMD7 (Peripheral Module Disable 7) 146
PMD8 (Peripheral Module Disable 8) 147
PMSTAT (EPMP Status, Slave Mode)
RCON (Reset Control)
REFOCONH (Reference Oscillator Control High) 134
REFOCONL (Reference Oscillator Control Low) 133
REFOTRIML (Reference Oscillator Trim Low)
RPINR0 (Peripheral Pin Select Input 0)164
RPINR1 (Peripheral Pin Select Input 1)164
RPINR11 (Peripheral Pin Select Input 11)168
RPINR12 (Peripheral Pin Select Input 12) 169
RPINR14 (Peripheral Pin Select Input 14)169
RPINR15 (Peripheral Pin Select Input 15) 170
RPINR17 (Peripheral Pin Select Input 17) 170
RPINR18 (Peripheral Pin Select Input 18) 171
RPINR19 (Peripheral Pin Select Input 19)171
RPINR2 (Peripheral Pin Select Input 2) 165
RPINR20 (Peripheral Pin Select Input 20)
RPINR21 (Peripheral Pin Select Input 21) 172
RPINR22 (Peripheral Pin Select Input 22) 173
RPINR23 (Peripheral Pin Select Input 23) 173
RPINR25 (Peripheral Pin Select Input 25) 174
RPINR27 (Peripheral Pin Select Input 27) 174
RPINR28 (Peripheral Pin Select Input 28)
RPINR29 (Peripheral Pin Select Input 29) 175
RPINR3 (Peripheral Pin Select Input 3)
RPINR3 (Peripheral Pin Select Input 3)
RPINR4 (Peripheral Pin Select Input 4)166
RPINR4 (Peripheral Pin Select Input 4)
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167
RPINR4 (Peripheral Pin Select Input 4)
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167RPINR8 (Peripheral Pin Select Input 8)168
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167RPINR8 (Peripheral Pin Select Input 8)168RPOR0 (Peripheral Pin Select Output 0)176
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167RPINR8 (Peripheral Pin Select Input 8)168RPOR0 (Peripheral Pin Select Output 0)176RPOR1 (Peripheral Pin Select Output 1)176
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167RPINR8 (Peripheral Pin Select Input 8)168RPOR0 (Peripheral Pin Select Output 0)176
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167RPINR8 (Peripheral Pin Select Input 8)168RPOR0 (Peripheral Pin Select Output 0)176RPOR1 (Peripheral Pin Select Output 1)176RPOR10 (Peripheral Pin Select Output 10)181
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167RPINR8 (Peripheral Pin Select Input 8)168RPOR0 (Peripheral Pin Select Output 0)176RPOR1 (Peripheral Pin Select Output 1)176RPOR10 (Peripheral Pin Select Output 10)181RPOR11 (Peripheral Pin Select Output 11)181
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167RPINR8 (Peripheral Pin Select Input 8)168RPOR0 (Peripheral Pin Select Output 0)176RPOR1 (Peripheral Pin Select Output 1)176RPOR10 (Peripheral Pin Select Output 10)181RPOR11 (Peripheral Pin Select Output 11)181RPOR12 (Peripheral Pin Select Output 12)182
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167RPINR8 (Peripheral Pin Select Input 8)168RPOR0 (Peripheral Pin Select Output 0)176RPOR1 (Peripheral Pin Select Output 1)176RPOR10 (Peripheral Pin Select Output 10)181RPOR11 (Peripheral Pin Select Output 10)181RPOR12 (Peripheral Pin Select Output 12)182RPOR13 (Peripheral Pin Select Output 13)182
RPINR4 (Peripheral Pin Select Input 4)166RPINR5 (Peripheral Pin Select Input 5)166RPINR6 (Peripheral Pin Select Input 6)167RPINR7 (Peripheral Pin Select Input 7)167RPINR8 (Peripheral Pin Select Input 8)168RPOR0 (Peripheral Pin Select Output 0)176RPOR1 (Peripheral Pin Select Output 1)176RPOR10 (Peripheral Pin Select Output 10)181RPOR11 (Peripheral Pin Select Output 11)181RPOR12 (Peripheral Pin Select Output 12)182

RPOR15 (Peripheral Pin Select Output 15)	183
RPOR2 (Peripheral Pin Select Output 2)	
RPOR3 (Peripheral Pin Select Output 3)	177
RPOR4 (Peripheral Pin Select Output 4)	
RPOR5 (Peripheral Pin Select Output 5)	178
RPOR6 (Peripheral Pin Select Output 6)	
RPOR7 (Peripheral Pin Select Output 7)	179
RPOR8 (Peripheral Pin Select Output 8)	
RPOR9 (Peripheral Pin Select Output 9)	180
RTCCON1H (RTCC Control 1 High)	315
RTCCON1L (RTCC Control 1 Low)	
RTCCON2H (RTCC Control 2 High)	317
RTCCON2L (RTCC Control 2 Low)	316
RTCCON3L (RTCC Control 3 Low)	318
RTCSTATL (RTCC Status Low)	
SPIxBRGL (SPIx Baud Rate Generator Low)	239
SPIxBUFH (SPIx Buffer High)	
SPIxBUFL (SPIx Buffer Low)	238
SPIxCON1H (SPIx Control 1 High)	
SPIxCON1L (SPIx Control 1 Low)	230
SPIxCON2L (SPIx Control 2 Low)	
SPIxIMSKH (SPIx Interrupt Mask High)	
SPIxIMSKL (SPIx Interrupt Mask Low)	240
SPIxSTATH (SPIx Status High)	237
SPIxSTATL (SPIx Status Low)	235
SPIxURDTH (SPIx Underrun Data High)	
SPIxURDTL (SPIx Underrun Data Low)	242
SR (ALU STATUS)	
T1CON (Timer1 Control)	186
TIMEH (RTCC Time High)	320
	320
TIMEL (RTCC Time Low)	320
ISALIATER (RTCC TIMEstamp & Liste Hidn)	
TSADATEH (RTCC Timestamp A Date High)	321
TSADATEH (RTCC Timestamp A Date High) TSADATEL (RTCC Timestamp A Date Low)	327
TSADATEL (RTCC Timestamp A Date Low)	326
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High)	326 325
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low)	326 325 324
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low)	326 325 324
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control)	326 325 324 190
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control)	326 325 324 190 192
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control)	326 325 324 190 192
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode)	326 325 324 190 192 280
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address)	326 325 324 190 192 280 286
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1)	326 325 324 190 192 280 288
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1)	326 325 324 190 192 280 288
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2)	326 325 324 190 192 280 286 288 288
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode)	326 325 324 190 192 280 286 288 289 284
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode)	326 325 324 190 192 280 286 288 289 284
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode)	326 325 324 190 280 286 288 288 289 284 285
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1CON (USB Crotrol, Host Mode) U1EIE (USB Error Interrupt Enable)	326 325 324 190 192 280 286 288 289 284 285 296
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode)	326 325 324 190 192 280 286 288 289 284 285 296
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1CON (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status)	326 325 324 190 192 280 288 288 288 289 284 285 296 295
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Interrupt Enable, All Modes)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Interrupt Enable, All Modes)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIPn (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294 292
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode)	326 325 324 190 192 280 288 288 288 288 289 285 296 295 297 294 292 293
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode)	326 325 324 190 192 280 288 288 288 288 289 285 296 295 297 294 292 293
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control)	326 325 324 190 192 280 288 288 288 288 289 285 296 295 297 294 292 293
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGCIE (USB OTG Interrupt Enable,	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294 292 293 281
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294 292 293 281
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGCIE (USB OTG Interrupt Enable, Host Mode)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294 292 293 281
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Interrupt Status,	326 325 324 190 192 280 288 288 288 289 284 295 295 297 294 292 281 291
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGCIE (USB OTG Interrupt Enable, Host Mode)	326 325 324 190 192 280 288 288 288 289 284 295 295 297 294 292 281 291
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Interrupt Status, Host Mode)	326 325 324 190 192 280 288 288 288 289 284 285 295 297 294 292 281 291 290
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Interrupt Status, Host Mode) U1PWRC (USB Power Control)	326 325 324 190 192 280 288 288 288 289 284 285 295 297 294 292 281 291 290
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IE (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Interrupt Status, Host Mode) U1PWRC (USB Power Control) U1SOF (USB OTG Start-of-Token Threshold,	326 325 324 190 192 280 286 288 289 284 295 295 297 294 292 291 291 282
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IE (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Interrupt Status, Host Mode) U1PWRC (USB Power Control) U1SOF (USB OTG Start-of-Token Threshold,	326 325 324 190 192 280 286 288 289 284 295 295 297 294 292 291 291 282
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIR (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Lost Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode)	
<ul> <li>TSADATEL (RTCC Timestamp A Date Low)</li> <li>TSATIMEH (RTCC Timestamp A Time High)</li> <li>TSATIMEL (RTCC Timestamp A Time Low)</li> <li>TxCON (Timer2/Timer4 Control)</li> <li>TyCON (Timer3/Timer5 Control)</li> <li>U10TGSTAT (USB OTG Status, Host Mode)</li> <li>U1ADDR (USB Address)</li> <li>U1CNFG1 (USB Configuration 1)</li> <li>U1CNFG2 (USB Configuration 2)</li> <li>U1CON (USB Control, Device Mode)</li> <li>U1CON (USB Control, Host Mode)</li> <li>U1CON (USB Control, Host Mode)</li> <li>U1CON (USB Control, Host Mode)</li> <li>U1EIE (USB Error Interrupt Enable)</li> <li>U1EIR (USB Error Interrupt Status)</li> <li>U1EIP (USB Interrupt Status, Device Mode)</li> <li>U1IR (USB Interrupt Status, Device Mode)</li> <li>U1IR (USB Interrupt Status, Device Mode)</li> <li>U10TGCON (USB OTG Control)</li> <li>U10TGIE (USB OTG Interrupt Enable, Host Mode)</li> <li>U10TGIR (USB OTG Interrupt Status, Host Mode)</li> <li>U10TGIR (USB OTG Start-of-Token Threshold, Host Mode)</li> <li>U1STAT (USB Status)</li> <li>U1TOK (USB Token, Host Mode)</li> <li>U1TOK (USB Token, Host Mode)</li> <li>UXADMD (UARTx Address Detect and Match)</li> <li>UXBRG (UARTx Baud Rate Generator)</li> </ul>	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match) UXMODE (UARTx Mode)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIR (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IE (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB Power Control) U1STAT (USB Status) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match) UXMODE (UARTx Mode) UXMODE (UARTx Mode) UXMODE (UARTx Receive,	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGGIR (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB Power Control) U1SOF (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TAK (USB Token, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match) UXAREG (UARTx Receive, Normally Read-Only)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match) UXMODE (UARTx Mode)	