

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	1MB (341.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj1024gb606-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

A1         HLVDINICTED8/PMD4/RE4         E1         AN18/RP141/0CM3C/PMC52/RC4           A2         CTED9/PMD3/RE3         E2         RP140/0CM20/RC3           A3         OCM2F/CTED10/RG13         E3         AN17/C1IND/RP21/ICM1/0CM1A/PMA5/RG6           A4         PMD0/RE0         E4         RP139/0CM20/RC3           A5         PMD8/RG0         E5         N/C           A6         PMD10/RF1         E6         PMD0/RG1           A7         N/C         E7         N/C           A8         N/C         E8         RP135/SDA1/PMBE1/RA15           A9         RP42/0CM3E/PMD12/RD12         E9         CLC4/0UT/RP2/UBGCLK//CM5/RD8           A10         RP24/USTX//CM4/RD1         E11         RP139/SDA1/PMBE1/RA15           A10         RP24/USTX//CM4/RD1         E11         RP149/CM2/ZPMA2/RA14           B1         N/C         F1         MCLR           B2         OCM1C/CTC13/RG15         F2         AN19/C2IND/RP19/ICM2/CM24/PMA3/RG8           B3         PMD1/RE1         F4         AN18/C1INC/C2INC/C3INC/RP27/OCM28/PMA2/PMALU/ RG39           B4         PM1/RE1         F5         Vs3           B6         U3CTS/OC6/PMD11/RF0         F6         N/C           B7         <	Pin	Full Pin Name	Pin	Full Pin Name
A2         CTED9/PMD3/RE3         E2         RPI40/0CM2D/RC3           A3         OCM2F/CTED10/RG13         E3         AN17/C1ND/RP21//CM1/0CM14/PMA5/RG6           A4         PMD0/RE0         E4         RPI39/OCM2/RC2           A5         PMD0/RE0         E5         N/C           A6         PMD10/RF1         E6         PMD9/RG1           A7         N/C         E7         N/C           A8         N/C         E8         RPI39/OCM2/RC2           A8         N/C         E7         N/C           A8         N/C         E9         CL4:0/URP2/UBRTS/UBBE1/RA15           A9         RPI42/OCM3E/PMD12/RD12         E9         CL4:0/UTRP2/UBRTS/UBBE1/RA14           A10         RP23/PMACK1/RD2         E10         RP4/PMACK2/RD9           A11         RP4/USTX/ICM4/RD1         E11         RPI30/SC11/PMA2/RA14           B1         N/C         F1         MCLR         RG9           B2         OCM1/CTCTD3/RG15         F2         AN190/C21NC/C21NC/C21NC/M2/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1NC/C21NC/C21NC/C31NC/RP37/PMA2/PMA1//RG7           B4         PMD1/RE1         F4         AN19/C1NC/C21NC/C21NC/C21M//M3/RG8           B7 <t< td=""><td>A1</td><td>HLVDIN/CTED8/PMD4/RE4</td><td>E1</td><td>AN16/RPI41/OCM3C/PMCS2/RC4</td></t<>	A1	HLVDIN/CTED8/PMD4/RE4	E1	AN16/RPI41/OCM3C/PMCS2/RC4
A3         OCM2F/CTED10/RG13         E3         AN17/C1IND/RP21/ICM1/OCM1A/PMA5/RG6           A4         PMD0/RE0         E4         RP39/C0M2CRC2           A5         PMD8/RG0         E5         N/C           A6         PMD10/RF1         E6         PMD9/RG1           A7         N/C         E7         N/C           A8         N/C         E8         RP35/SDA1/PMBE1/RA15           A9         RP42/OCM3E/PMD12/RD12         E9         CLC4/OUT/RP2/USRTS/U6BCLK/ICM5/RD8           A10         RP23/PMACK1/RD2         E10         RP4/PMACK2/RD9           A11         RP24/USTX/ICM4/RD1         E11         RP36/SCL1/PMA22/RA14           B1         N/C         F1         MCLR           B2         OCM1c/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/C2IND/RP27/OCM2A/PMA3/RG8           B4         PMD1/RE1         F4         AN19/C2IND/RP37/OCM2A/PMA3/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         U5CTS/OCG/PMD11/RF0         F6         N/C           B7         Vcap         F7         N/C           B8         RP22/ICM7/PMBE0/RD3 <t< td=""><td>A2</td><td>CTED9/PMD3/RE3</td><td>E2</td><td>RPI40/OCM2D/RC3</td></t<>	A2	CTED9/PMD3/RE3	E2	RPI40/OCM2D/RC3
A4         PMD0/RE0         E4         RPI39/OCM2C/RC2           A5         PMD0/RE0         E5         N/C           A6         PMD10/RF1         E6         PMD9/RG1           A7         N/C         E7         N/C           A8         N/C         E8         RPI35/SDA1/PMBE1/RA15           A9         RPI42/OCM3E/PMD12/RD12         E9         CLC4OUT/RP2/DIRTS/UBBCLK/ICM5/RD8           A10         RP23/PMACK1/RD2         E10         RP4/PMACK2/RD9           A11         RP24/USTX/ICM4/RD1         E11         RPI36/SCL1/PMACK2/RD9           B1         N/C         F1         MCLR           B2         OCM1C/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/RD1/PMA1/RA7           B4         PMD1/RE1         F4         AN16/C1INC/RP26/OCM18/PMA4/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         USCTS/OCG/PMD11/RF0         F6         N/C           B7         VCAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         VoD           B9         RV23/OCM1PM10/PMUR/RD5         F10         Vss     <	A3	OCM2F/CTED10/RG13	E3	AN17/C1IND/RP21/ICM1/OCM1A/PMA5/RG6
A5         PMD8/RG0         E5         N/C           A6         PMD10/RF1         E6         PMD9/RG1           A7         N/C         E7         N/C           A8         N/C         E8         RPI35/SDA1/PMBE1/RA15           A9         RPI42/0CM3E/PMD12/RD12         E9         CLC4OUT/RP2/UGRTS/U6BCLK/ICM5/RD8           A10         RP3/PMACK1/RD2         E10         RP4/PMACK2/RD9           A11         RP24/USTXICM4/RD1         E11         RP3/SC1/PMA22/RA14           B1         N/C         F1         MCLR           B2         OCM1C/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/C2INC/RP27/OCM28/PMA2/PMALU/ RG9           B4         PMD1/RE1         F4         AN18/C1INC/RP26/OCM18/PMA4/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         U5CTS/OC6/PMD11/RF0         F6         N/C           B7         Vcar         F7         N/C           B8         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/CSINO/RP137/PWRLCLK/RC14         F11	A4	PMD0/RE0	E4	RPI39/OCM2C/RC2
A6         PMD10/RF1         E6         PMD9/RG1           A7         N/C         E7         N/C           A8         N/C         E8         RPI35/SDA1/PMBE1/RA15           A8         N/C         E9         CL240UT/RP2/UBRTS/U6BCLK/ICM5/RD8           A10         RP23/PMACK1/RD2         E10         RP4/PMACK2/RD9           A11         RP24/USTX/ICM4/RD1         E11         RPI36/SCL1/PMA22/RA14           B1         N/C         F1         MCLR           B2         OCM12/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9           B4         PMD1/RE1         F4         AN18/C1INC/RP26/OCM1B/PMA4/RG7           B5         AN22/OCM1FI/PMA17/RA7         F5         Vss           B6         USCTS/OC6/PMD11/RF0         F6         N/C           B7         Vcap         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         Vod           B9         RP20/PMRD/PMWR/RD3         F9         OSC//CLK/RC12           B11         SOSCO/G3INC/RP137/PWRLCLK/RC14         F11         OSCO//CLKO/RC15           C1         SCL3/IC5/PMD6/RE6	A5	PMD8/RG0	E5	N/C
A7         N/C         E7         N/C           A8         N/C         E8         RPI35/SDA1/PMBE1/RA15           A9         RPI42/OCM3E/PMD12/RD12         E9         CLC4/OUT/RP2/UGRTS/UGBCLK/ICM5/RD8           A10         RP23/PMACK1/RD2         E10         RP4/PMACK2/RD9           A11         RP24/USTX/ICM4/RD1         E11         RPI6/SCL1/PMA22/RA14           B1         N/C         F1         MCLR           B2         OCM12/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/C2INC/RP19/ICM2/OCM2A/PMA3/RG8           B4         PMD1/RE1         F4         AN18/C1INC/RP26/OCM18/PMA4/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         USCTS/OC8/PMD11/RF0         F6         N/C           B7         Vcap         F7         N/C           B8         RP20/PMR0/PMWR/RD5         F8         Vob           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B11         SOSCO/C3INC/RP137/PWRLCLK/RC14         F11         OSCO/CLKO/RC15           C1         SCL3/ICS/PMD6/RE6         G1         RP133/PMCS1/RE8           C2         <	A6	PMD10/RF1	E6	PMD9/RG1
A8         N/C         E8         RPI35/SDA1/PMBE1/RA15           A9         RPI42/OCM3E/PMD12/RD12         E9         CLC4OUT/RP2/UGRTS/UGBCLK/ICM5/RD8           A10         RP23/PMACK1/RD2         E10         RP4/PMACK2/RD9           A11         RP24/USTX/ICM4/RD1         E11         RPI36/SCL1/PMA22/RA14           B1         N/C         F1         MCLR           B2         OCM1C/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/23INC/RP27/OCM28/PMA2/PMAL//           B4         PMD1/RE1         F4         AN18/C1INC/2INC/C3INC/RP27/OCM28/PMA2/PMAL//           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         USCTS/OC6/PMD11/RF0         F6         N/C           B7         VCAP         F7         N/C           B8         RP30/PMRD/PMWR/RD5         F8         VoD           B9         RP20/PMRD/PMWR/RD5         F8         VoD           B11         SOSCO/C3INC/RP137/PWRLCLK/RC14         F11         OSCO/CLK/WC15           C13         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5	A7	N/C	E7	N/C
A9         RPI42/OCM3E/PMD12/RD12         E9         CLC4OUT/RP2/UGRTS/UGBCLK/ICM5/RD8           A10         RP23/PMACK1/RD2         E10         RP4/PMACK2/RD9           A11         RP24/USTXICM4/RD1         E11         RPI36/SCL1/PMA22/RA14           B1         N/C         F1         MCLR           B2         OCM1C/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/C2INC/RP27/OCM2B/PMA2/PMALU/ RG9           B4         PMD1/RE1         F4         AN18/C1INC/RP26/OCM1B/PMA4/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         U5CTS/OC6/PMD11/RF0         F6         N/C           B7         VCAP         F7         N/C           B8         RP20/PMRD/PMWF/RD5         F8         Vob           B9         RP22/ICM7/PMB6/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RP137/PWRLCLK/RC14         F11         OSCO/CLK0/RC15           C1         SCL3/IC5/PMD6/RE6         G1         RP133/PMCS1/RE8           C2         Vob         G2         AN21/RP13/PMA19/RE9           C3         <	A8	N/C	E8	RPI35/SDA1/PMBE1/RA15
A10         RP23/PMACK1/RD2         E10         RP4/PMACK2/RD9           A11         RP24/USTX/ICM4/RD1         E11         RP136/SCL1/PMA22/RA14           B1         N/C         F1         MCLR           B2         OCM1C/CTED3/RG15         F2         AN19/2/INC/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN19/2/INC/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B4         PMD1/RE1         F4         AN19/2/INC/C2IND/CP19/INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9           B4         PMD1/RE1         F4         AN19/2/INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9           B5         AN22/OCM1F/PM17/RA7         F5         Vss           B6         USCTS/OC6/PMD11/RF0         F6         N/C           B7         VCAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         VoD           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RP137/PWRLCLK/RC14         F11         OSCO/C3INC/RC15           C1         SCL3/C5/PMD6/RE6         G1         RP133/PMCS1/RE8           C2         VoD         G2         AN21/RP14/PMA19/RE9	A9	RPI42/OCM3E/PMD12/RD12	E9	CLC4OUT/RP2/U6RTS/U6BCLK/ICM5/RD8
A11         RP24/U5TX/ICM4/RD1         E11         RP136/SCL1/PMA22/RA14           B1         N/C         F1         MCLR           B2         OCM12/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9           B4         PMD1/RE1         F4         AN18/C1INC/RP26/OCM1B/PMA4/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         U5CTS/OC6/PMD11/RF0         F6         N/C           B7         VcAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         VpD           B8         RP20/IVMT/PMBE0/RD3         F9         OSCI/CLK//RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RP137/PWRLCLK/RC14         F11         OSCO//CLKO/RC15           C1         SCL3/ICS/PMD6/RE6         G1         RP133/PMC51/RE8           C2         VpD         G2         AN21/RP134/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6 <t< td=""><td>A10</td><td>RP23/PMACK1/RD2</td><td>E10</td><td>RP4/PMACK2/RD9</td></t<>	A10	RP23/PMACK1/RD2	E10	RP4/PMACK2/RD9
B1         N/C         F1         MCLR           B2         OCM1C/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9           B4         PMD1/RE1         F4         AN18/C1INC/RP26/OCM1B/PMA4/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         U5CTS/OC6/PMD11/RF0         F6         N/C           B7         VCAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         VoD           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLK/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RPI37/PWRLCLK/RC14         F11         OSC/CLK/NC15           C13         SCL3/IC5/PMD6/RE6         G1         RPI33/PMC51/RE8           C2         VoD         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         VDD           C6         N/C         G6         Vss <td>A11</td> <td>RP24/U5TX/ICM4/RD1</td> <td>E11</td> <td>RPI36/SCL1/PMA22/RA14</td>	A11	RP24/U5TX/ICM4/RD1	E11	RPI36/SCL1/PMA22/RA14
B2         OCM1C/CTED3/RG15         F2         AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8           B3         PMD2/RE2         F3         AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9           B4         PMD1/RE1         F4         AN18/C1INC/RP26/OCM1B/PMA4/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         U5CTS/OC6/PMD11/RF0         F6         N/C           B7         VCAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         Vod           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RP137/PWRLCLK/RC14         F11         OSCO/LK/PR051/RE8           C2         Vob         G2         AN21/RP134/PMA19/RE9         G3           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         Vob           C6         N/C         G6         Vss           C7         C3INA/USRTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C6         N/C         G6	B1	N/C	F1	MCLR
B3         PMD2/RE2         F3         AN20/C1INC/C2INC/C3INC/RP27/OCM2B/PMA2/PMALU/ RG9           B4         PMD1/RE1         F4         AN18/C1INC/RP26/OCM1B/PMA4/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         U5CTS/OC6/PMD11/RF0         F6         N/C           B7         VCAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         VoD           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RP137/PWRLCLK/RC14         F11         OSCO/CLK0/RC15           C1         SCL3/IC5/PMD6/RE6         G1         RP133/PMCS1/RE8           C2         VoD         G2         AN21/RP134/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         VoD           C6         N/C         G6         Vss           C7         C3INA/USRTS/USBCLK/OCS/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C </td <td>B2</td> <td>OCM1C/CTED3/RG15</td> <td>F2</td> <td>AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8</td>	B2	OCM1C/CTED3/RG15	F2	AN19/C2IND/RP19/ICM2/OCM2A/PMA3/RG8
B4         PMD1/RE1         F4         AN18/C1INC/RP26/OCM1B/PMA4/RG7           B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         U5CTS/OC6/PMD11/RF0         F6         N/C           B7         VCAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         Vod           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RPI37/PWRLCLK/RC14         F11         OSCO/CLK0/RC15           C1         SCL3/IC5/PMD6/RE6         G1         RP133/PMCS1/RE8           C2         Vod         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         Vdd           C6         N/C         G6         Vss           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TD0/RA5           C10         S	B3	PMD2/RE2	F3	AN20/C1INC/C2INC/C3INC/ <b>RP27</b> /OCM2B/PMA2/PMALU/ RG9
B5         AN22/OCM1F/PMA17/RA7         F5         Vss           B6         U5CTS/OC6/PMD11/RF0         F6         N/C           B7         VcAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         Vod           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RPI37/PWRLCLK/RC14         F11         OSCO/CLKO/RC15           C1         SCL3//C5/PMD6/RE6         G1         RPI33/PMC51/RE8           C2         Vod         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         Vod           C6         N/C         G6         Vss           C7         C3INA/USRTS/USBCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PM	B4	PMD1/RE1	F4	AN18/C1INC/RP26/OCM1B/PMA4/RG7
B6         U5CTS/OC6/PMD11/RF0         F6         N/C           B7         VcAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         VpD           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RPI37/PWRLCLK/RC14         F11         OSCO/CLKO/RC15           C1         SCL3/IC5/PMD6/RE6         G1         RPI33/PMCS1/RE8           C2         VpD         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         VpD           C6         N/C         G6         Vss           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1	B5	AN22/OCM1F/PMA17/RA7	F5	Vss
B7         VCAP         F7         N/C           B8         RP20/PMRD/PMWR/RD5         F8         Vod           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RPI37/PWRLCLK/RC14         F11         OSCO/CLKO/RC15           C1         SCL3/IC5/PMD6/RE6         G1         RPI33/PMCS1/RE8           C2         Vod         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         Vod           C6         N/C         G6         Vss           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RPI38/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RC18A/RB5	B6	U5CTS/OC6/PMD11/RF0	F6	N/C
B8         RP20/PMRD/PMWR/RD5         F8         VDD           B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RPI37/PWRLCLK/RC14         F11         OSCO/CLKO/RC15           C1         SCL3/IC5/PMD6/RE6         G1         RPI33/PMCS1/RE8           C2         VDD         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         VDD           C6         N/C         G6         Vss           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	B7	VCAP	F7	N/C
B9         RP22/ICM7/PMBE0/RD3         F9         OSCI/CLKI/RC12           B10         Vss         F10         Vss           B11         SOSCO/C3INC/RPI37/PWRLCLK/RC14         F11         OSCO/CLKO/RC15           C1         SCL3/IC5/PMD6/RE6         G1         RPI33/PMCS1/RE8           C2         Vbb         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         Vbb           C6         N/C         G6         Vss           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TD0/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP13/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RD13/OCM3A/RB5	B8	RP20/PMRD/PMWR/RD5	F8	VDD
B10         Vss         F10         Vss           B11         SOSCO/C3INC/RPI37/PWRLCLK/RC14         F11         OSCO/CLKO/RC15           C1         SCL3/IC5/PMD6/RE6         G1         RPI33/PMCS1/RE8           C2         Vbd         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         Vbd           C6         N/C         G6         Vss           C7         C3INA/USRTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	B9	RP22/ICM7/PMBE0/RD3	F9	OSCI/CLKI/RC12
B11         SOSCO/C3INC/RPI37/PWRLCLK/RC14         F11         OSCO/CLKO/RC15           C1         SCL3/IC5/PMD6/RE6         G1         RPI33/PMCS1/RE8           C2         VDD         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         VDD           C6         N/C         G6         Vss           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RPI38/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	B10	Vss	F10	Vss
C1         SCL3/IC5/PMD6/RE6         G1         RPI33/PMCS1/RE8           C2         VDD         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         VDD           C6         N/C         G6         VSS           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         VSS           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	B11	SOSCO/C3INC/RPI37/PWRLCLK/RC14	F11	OSCO/CLKO/RC15
C2         VDD         G2         AN21/RPI34/PMA19/RE9           C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         VDD           C6         N/C         G6         Vss           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C1	SCL3/IC5/PMD6/RE6	G1	RPI33/PMCS1/RE8
C3         OCM2E/RG12         G3         TMS/OCM3D/RA0           C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         VDD           C6         N/C         G6         Vss           C7         C3INA/USRTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C2	VDD	G2	AN21/ <b>RPI34</b> /PMA19/RE9
C4         CTED11/PMA16/RG14         G4         N/C           C5         AN23/OCM1E/RA6         G5         VDD           C6         N/C         G6         VSs           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         VSs           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C3	OCM2E/RG12	G3	TMS/OCM3D/RA0
C5         AN23/OCM1E/RA6         G5         Vbd           C6         N/C         G6         Vss           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C4	CTED11/PMA16/RG14	G4	N/C
C6         N/C         G6         Vss           C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RPI38/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C5	AN23/OCM1E/RA6	G5	VDD
C7         C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7         G7         Vss           C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RPI38/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C6	N/C	G6	Vss
C8         RP25/PMWR/PMENB/RD4         G8         N/C           C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C7	C3INA/U5RTS/U5BCLK/OC5/PMD15/RD7	G7	Vss
C9         N/C         G9         TDO/RA5           C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C8	RP25/PMWR/PMENB/RD4	G8	N/C
C10         SOSCI/C3IND/RC13         G10         SDA2/PMA20/RA3           C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RP138/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C9	N/C	G9	TDO/RA5
C11         RP12/PMA14/PMCS1/RD11         G11         TDI/PMA21/RA4           D1         RPI38/OCM1D/RC1         H1         PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5	C10	SOSCI/C3IND/RC13	G10	SDA2/PMA20/RA3
D1 <b>RPI38</b> /OCM1D/RC1 H1 PGEC3/AN5/C1INA/ <b>RP18</b> /ICM3/OCM3A/RB5	C11	RP12/PMA14/PMCS1/RD11	G11	TDI/PMA21/RA4
	D1	RPI38/OCM1D/RC1	H1	PGEC3/AN5/C1INA/RP18/ICM3/OCM3A/RB5
D2 SDA3/IC6/PMD7/RE7 H2 PGED3/AN4/C1INB/ <b>RP28</b> /USBOEN/OCM3B/RB4	D2	SDA3/IC6/PMD7/RE7	H2	PGED3/AN4/C1INB/RP28/USBOEN/OCM3B/RB4
D3 IC4/CTED4/PMD5/RE5 H3 N/C	D3	IC4/CTED4/PMD5/RE5	H3	N/C
D4 N/C H4 N/C	D4	N/C	H4	N/C
D5 N/C H5 N/C	D5	N/C	H5	N/C
D6 N/C H6 VDD	D6	N/C	H6	VDD
D7 C3INB/U5RX/OC4/PMD14/RD6 H7 N/C	D7	C3INB/U5RX/OC4/PMD14/RD6	H7	N/C
D8 OCM3F/PMD13/RD13 H8 VBUS/RF7	D8	OCM3F/PMD13/RD13	H8	VBUS/RF7
D9 CLC3OUT/RP11/U6CTS/ICM6/INT0/RD0 H9 VUSB3V3	D9	CLC3OUT/RP11/U6CTS/ICM6/INT0/RD0	H9	VUSB3V3
D10 N/C H10 D+/RG2	D10	N/C	H10	D+/RG2
D11 RP3/PMA15/PMCS2/RD10 H11 PMPCS1/SCL2/RA2	D11	RP3/PMA15/PMCS2/RD10	H11	PMPCS1/SCL2/RA2

#### TABLE 7: COMPLETE PIN FUNCTION DESCRIPTIONS (PIC24FJXXXGB610 BGA)

Legend: RPn and RPIn represent remappable pins for Peripheral Pin Select (PPS) functions.

Note: Pinouts are subject to change.

		Pin N	umber/Gri	d Locator					
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description
RA0	—	_	17	17	G3	G3	I/O	DIG/ST	PORTA Digital I/Os
RA1	—	—	38	38	J6	J6	I/O	DIG/ST	
RA2	—	_	58	58	H11	H11	I/O	DIG/ST	
RA3	—	_	59	59	G10	G10	I/O	DIG/ST	
RA4	—	—	60	60	G11	G11	I/O	DIG/ST	
RA5	—	_	61	61	G9	G9	I/O	DIG/ST	
RA6	—	_	91	91	C5	C5	I/O	DIG/ST	
RA7	—	—	92	92	B5	B5	I/O	DIG/ST	
RA9	—	_	28	28	L2	L2	I/O	DIG/ST	
RA10	—	_	29	29	K3	K3	I/O	DIG/ST	
RA14	—	—	66	66	E11	E11	I/O	DIG/ST	
RA15	—	_	67	67	E8	E8	I/O	DIG/ST	
RB0	16	16	25	25	K2	K2	I/O	DIG/ST	PORTB Digital I/Os
RB1	15	15	24	24	K1	K1	I/O	DIG/ST	
RB2	14	14	23	23	J2	J2	I/O	DIG/ST	
RB3	13	13	22	22	J1	J1	I/O	DIG/ST	
RB4	12	12	21	21	H2	H2	I/O	DIG/ST	
RB5	11	11	20	20	H1	H1	I/O	DIG/ST	
RB6	17	17	26	26	L1	L1	I/O	DIG/ST	
RB7	18	18	27	27	J3	J3	I/O	DIG/ST	
RB8	21	21	32	32	K4	K4	I/O	DIG/ST	
RB9	22	22	33	33	L4	L4	I/O	DIG/ST	
RB10	23	23	34	34	L5	L5	I/O	DIG/ST	
RB11	24	24	35	35	J5	J5	I/O	DIG/ST	
RB12	27	27	41	41	J7	J7	I/O	DIG/ST	
RB13	28	28	42	42	L7	L7	I/O	DIG/ST	
RB14	29	29	43	43	K7	K7	I/O	DIG/ST	
RB15	30	30	44	44	L8	L8	I/O	DIG/ST	
RC1	—	—	6	6	D1	D1	I/O	DIG/ST	PORTC Digital I/Os
RC2	—	—	7	7	E4	E4	I/O	DIG/ST	
RC3	—	—	8	8	E2	E2	I/O	DIG/ST	
RC4	—	—	9	9	E1	E1	I/O	DIG/ST	
RC12	39	39	63	63	F9	F9	I/O	DIG/ST	
RC13	47	47	73	73	C10	C10	I/O	DIG/ST	
RC14	48	48	74	74	B11	B11	I/O	DIG/ST	
RC15	40	40	64	64	F11	F11	I/O	DIG/ST	

#### TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output ST = Schmitt Trigger input buffer

 $I^2C = I^2C/SMBus$  input buffer XCVR = Dedicated Transceiver

File Name	Address	All Resets	File Name	Address	All Resets		
UART (CONTINUED	)	•	UART (CONTINUED	UART (CONTINUED)			
U3STA	03C6	0110	U5BRG	03E4	0000		
U3TXREG	03C8	xxxx	U5ADMD	03E6	0000		
U3RXREG	03CA	0000	U6MODE	03E8	0000		
U3BRG	03CC	0000	U6STA	03EA	0110		
U3ADMD	03CE	0000	U6TXREG	03EC	xxxx		
U4MODE	03D0	0000	U6RXREG	03EE	0000		
U4STA	03D2	0110	U6BRG	03F0	0000		
U4TXREG	03D4	xxxx	U6ADMD	03F2	0000		
U4RXREG	03D6	0000	SPI				
U4BRG	03D8	0000	SPI1CON1	03F4	0x00		
U4ADMD	03DA	0000	SPI1CON2	03F6	0000		
U5MODE	03DC	0000	SPI1CON3	03F8	0000		
U5STA	03DE	0110	SPI1STATL	03FC	0028		
U5TXREG	03E0	xxxx	SPI1STATH	03FE	0000		
U5RXREG	03E2	0000					

## TABLE 4-7: SFR MAP: 0300h BLOCK (CONTINUED)

**Legend:** — = unimplemented, read as '0'; x = undefined. Reset values are shown in hexadecimal.

## 8.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

#### 8.3.1 KEY RESOURCES

- "Interrupts" (DS70000600) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

## 8.4 Interrupt Control and Status Registers

PIC24FJ1024GA610/GB610 family devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON4
- IFS0 through IFS7
- IEC0 through IEC7
- IPC0 through IPC29
- INTTREG

#### 8.4.1 INTCON1-INTCON4

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources.

The INTCON2 register controls global interrupt generation, the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

The INTCON4 register contains the Software Generated Hard Trap bit (SGHT) and ECC Double-Bit Error (ECCDBE) trap.

### 8.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal, and is cleared via software.

#### 8.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

#### 8.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

#### 8.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number bits (VECNUM<7:0>) and Interrupt Priority Level bits (ILR<3:0>) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 8-2. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

#### 8.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers refer to "CPU with Extended Data Space (EDS)" (DS39732) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit, which together with the IPL<2:0> bits, also indicates the current CPU Interrupt Priority Level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 8-3 through Register 8-6 in the following pages.

#### 10.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:256, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

#### 10.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD Control registers.

Both bits have similar functions in enabling or disabling their associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as setting the PMD bit does. Most peripheral modules have an enable bit; exceptions include input capture, output compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

#### REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER

U-0	R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0
—	ANSC	ANSC<14:13>			—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	U-0	U-0	U-0	U-0
_	—	—	ANSC4 <sup>(1)</sup>	—	—	—	—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at	POR	'1' = Bit is set	' = Bit is set		'0' = Bit is cleared		nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-13	ANSC<14:13	>: PORTC Ana	alog Function S	election bits			
	1 = Pin is cor	figured in Anal	og mode; I/O p	ort read is disa	bled		
	0 = Pin is cor	figured in Digit	al mode; I/O po	ort read is enab	led		
bit 12-5	Unimplemented: Read as '0'						
bit 4	ANSC4: PORTC Analog Function Selection bit <sup>(1)</sup>						
	1 = Pin is configured in Analog mode; I/O port read is disabled						
<b>h</b> # 2 0	Unimalement						

- bit 3-0 Unimplemented: Read as '0'
- Note 1: ANSC4 is not available on 64-pin devices.

#### REGISTER 11-4: ANSD: PORTD ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	r-1	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSE	)<7:6>	—	—	—	—	—	—
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	Reserved: Read as '1'

bit 12-8 Unimplemented: Read as '0'

- bit 7-6 ANSD<7:6>: PORTD Analog Function Selection bits
  - 1 = Pin is configured in Analog mode; I/O port read is disabled
    - 0 = Pin is configured in Digital mode; I/O port read is enabled

bit 5-0 Unimplemented: Read as '0'



#### FIGURE 13-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM



## 19.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UARTx:
  - a) Write appropriate values for data, parity and Stop bits.
  - b) Write appropriate baud rate value to the UxBRG register.
  - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write a data byte to the lower byte of the UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternatively, the data byte may be transferred while UTXEN = 0 and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bits, UTXISEL<1:0>.

## 19.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UARTx (as described in **Section 19.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UARTx.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bits, UTXISELx.

# 19.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header, made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UARTx for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

# 19.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UARTx (as described in Section 19.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UARTx by setting the URXEN bit (UxSTA<12>).
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bits, URXISEL<1:0>.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

## 19.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send (UxCTS) and Request-to-Send (UxRTS) are the two hardware-controlled pins that are associated with the UARTx modules. These two pins allow the UARTx to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

## 19.7 Infrared Support

The UARTx module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

#### 19.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IrDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN<1:0> = 11, the BCLKx pin will output the 16x baud clock if the UARTx module is enabled; it can be used to support the IrDA codec chip.

# 19.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UARTx has full implementation of the IrDA encoder and decoder as part of the UARTx module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

## 20.0 UNIVERSAL SERIAL BUS WITH ON-THE-GO SUPPORT (USB OTG)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "USB On-The-Go (OTG)" (DS39721), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

PIC24FJ1024GB610 family devices contain a fullspeed and low-speed compatible, On-The-Go (OTG) USB Serial Interface Engine (SIE). The OTG capability allows the device to act as either a USB peripheral device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to dynamically switch from device to host operation using OTG's Host Negotiation Protocol (HNP).

For more details on OTG operation, refer to the "On-The-Go Supplement" to the "USB 2.0 Specification", published by the USB-IF. For more details on USB operation, refer to the "Universal Serial Bus Specification", v2.0.

The USB OTG module offers these features:

- USB Functionality in Device and Host modes, and OTG Capabilities for Application-Controlled mode Switching
- Software-Selectable module Speeds of Full Speed (12 Mbps) or Low Speed (1.5 Mbps available in Host mode only)
- Support for All Four USB Transfer Types: Control, Interrupt, Bulk and Isochronous
- 16 Bidirectional Endpoints for a Total of 32 Unique Endpoints
- DMA Interface for Data RAM Access
- Queues up to 16 Unique Endpoint Transfers without Servicing
- Integrated, On-Chip USB Transceiver with Support for Off-Chip Transceivers via a Digital Interface
- Integrated VBUS Generation with On-Chip Comparators and Boost Generation, and Support of External VBUS Comparators and Regulators through a Digital Interface
- Configurations for On-Chip Bus Pull-up and Pull-Down Resistors

A simplified block diagram of the USB OTG module is shown in Figure 20-1.

The USB OTG module can function as a USB peripheral device or as a USB host, and may dynamically switch between Device and Host modes under software control. In either mode, the same data paths and Buffer Descriptors (BDs) are used for the transmission and reception of data.

In discussing USB operation, this section will use a controller-centric nomenclature for describing the direction of the data transfer between the microcontroller and the USB. RX (Receive) will be used to describe transfers that move data from the USB to the microcontroller and TX (Transmit) will be used to describe transfers that move data from the microcontroller to the USB. Table 20-1 shows the relationship between data direction in this nomenclature and the USB tokens exchanged.

#### TABLE 20-1: CONTROLLER-CENTRIC DATA DIRECTION FOR USB HOST OR TARGET

	Direction				
USB WOUL	RX	ТХ			
Device	OUT or SETUP	IN			
Host	IN	OUT or SETUP			

This chapter presents the most basic operations needed to implement USB OTG functionality in an application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the scope of this data sheet. It is assumed that the user already has a basic understanding of USB architecture and the latest version of the protocol.

Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended that application developers use an appropriate device driver to implement all of the necessary features. Microchip provides a number of application-specific resources, such as USB firmware and driver support. Refer to www.microchip.com/usb for the latest firmware and driver support.

## 20.1.2 HOST AND OTG MODES

#### 20.1.2.1 D+ and D- Pull-Down Resistors

PIC24FJ1024GB610 family devices have a built-in 15 kΩ pull-down resistor on the D+ and D- lines. These are used in tandem to signal to the bus that the microcontroller is operating in Host mode. They are engaged by setting the HOSTEN bit (U1CON<3>). If the OTGEN bit (U1OTGCON<2>) is set, then these pull-downs are enabled by setting the DPPULDWN and DMPULDWN bits (U1OTGCON<5:4>).

#### 20.1.2.2 Power Configurations

In Host mode, as well as Host mode in On-The-Go operation, the "USB 2.0 Specification" requires that the host application should supply power on VBUS. Since the microcontroller is running below VBUS, and is not able to source sufficient current, a separate power supply must be provided.

When the application is always operating in Host mode, a simple circuit can be used to supply VBUS and regulate current on the bus (Figure 20-5). For OTG operation, it is necessary to be able to turn VBUS on or off as needed, as the microcontroller switches between Device and Host modes. A typical example using an external charge pump is shown in Figure 20-6.



### FIGURE 20-6: OTG INTERFACE EXAMPLE



#### 20.1.3 CALCULATING TRANSCEIVER POWER REQUIREMENTS

The USB transceiver consumes a variable amount of current depending on the characteristic impedance of the USB cable, the length of the cable, the VUSB supply voltage and the actual data patterns moving across the USB cable. Longer cables have larger capacitances and consume more total energy when switching output states. The total transceiver current consumption will be application-specific. Equation 20-1 can help estimate how much current actually may be required in full-speed applications.

Refer to the *"dsPlC33/PlC24 Family Reference Manual"*, **"USB On-The-Go (OTG)**" (DS39721) for a complete discussion on transceiver power consumption.

## EQUATION 20-1: ESTIMATING USB TRANSCEIVER CURRENT CONSUMPTION

IXCVR =	40 mA • VUSB • PZERO • PIN • LCABLE	
	3.3V • 5m	+ IPULLUP

**Legend:** VUSB – Voltage applied to the VUSB3V3 pin in volts (3.0V to 3.6V).

PZERO – Percentage (in decimal) of the IN traffic bits sent by the PIC<sup>®</sup> microcontroller that are a value of '0'.

PIN – Percentage (in decimal) of total bus bandwidth that is used for IN traffic.

LCABLE – Length (in meters) of the USB cable. The "USB 2.0 Specification" requires that full-speed applications use cables no longer than 5m.

IPULLUP – Current which the nominal, 1.5 k $\Omega$  pull-up resistor (when enabled) must supply to the USB cable.

## REGISTER 20-19: U1EIR: USB ERROR INTERRUPT STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
BTSEF	—	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF	PIDEF
						EOFEF	
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'					
R = Readable bit	K = Write '1' to Clear bit	HS = Hardware Settable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8	Unimplemented: Read as '0'
bit 7	BTSEF: Bit Stuff Error Flag bit
	1 = Bit stuff error has been detected
	0 = No bit stuff error has been detected
bit 6	Unimplemented: Read as '0'
bit 5	DMAEF: DMA Error Flag bit
	<ul> <li>1 = A USB DMA error condition is detected; the data size indicated by the BD byte count field is less than the number of received bytes, the received data is truncated</li> <li>0 = No DMA error</li> </ul>
hit 4	RTOFE: Rus Turnaround Time-out Error Flag hit
DILT	1 = Bus turnaround time-out has occurred 0 = No bus turnaround time-out has occurred
bit 3	DFN8EF: Data Field Size Error Flag bit
	<ul> <li>1 = Data field was not an integral number of bytes</li> <li>0 = Data field was an integral number of bytes</li> </ul>
bit 2	CRC16EF: CRC16 Failure Flag bit
	1 = CRC16 failed 0 = CRC16 passed
bit 1	For Device mode:
	CRC5EF: CRC5 Host Error Flag bit
	1 = Token packet is rejected due to CRC5 error
	0 = Token packet is accepted (no UKUb error)
	FOF Host mode. FOFFF: End-of-Frame (FOF) Frror Flag bit
	1 = End-of-Frame error has occurred
	0 = End-of-Frame interrupt is disabled
bit 0	PIDEF: PID Check Failure Flag bit
	1 = PID check failed
	0 = PID check passed
Note:	Individual hits can only be cleared by writing a '1' to the hit position as part of a word write operation on the
Note.	entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause

all set bits, at the moment of the write, to become cleared.

## 21.0 ENHANCED PARALLEL MASTER PORT (EPMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Enhanced Parallel Master Port (EPMP)" (DS39730), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The Enhanced Parallel Master Port (EPMP) module provides a parallel, 4-bit (Master mode only), 8-bit (Master and Slave modes) or 16-bit (Master mode only) data bus interface to communicate with off-chip modules, such as memories, FIFOs, LCD controllers and other microcontrollers. This module can serve as either the master or the slave on the communication bus.

For EPMP Master modes, all external addresses are mapped into the internal Extended Data Space (EDS). This is done by allocating a region of the EDS for each Chip Select, and then assigning each Chip Select to a particular external resource, such as a memory or external controller. This region should not be assigned to another device resource, such as RAM or SFRs. To perform a write or read on an external resource, the CPU simply performs a write or read within the address range assigned for the EPMP.

Key features of the EPMP module are:

- Extended Data Space (EDS) Interface Allows Direct Access from the CPU
- Up to 23 Programmable Address Lines
- Up to 2 Chip Select lines
- Up to 2 Acknowledgment Lines (one per Chip Select)
- 4-Bit, 8-Bit or 16-Bit Wide Data Bus
- Programmable Strobe Options (per Chip Select):
  - Individual read and write strobes or;
- Read/Write strobe with enable strobe
- Programmable Address/Data Multiplexing
- Programmable Address Wait States

- Programmable Data Wait States (per Chip Select)
- Programmable Polarity on Control Signals (per Chip Select)
- · Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
  - Address support
  - 4-byte deep auto-incrementing buffer

## 21.1 Specific Package Variations

While all PIC24FJ1024GA610/GB610 family devices implement the EPMP, I/O pin constraints place some limits on 16-Bit Master mode operations in some package types. This is reflected in the number of dedicated Chip Select pins implemented and the number of dedicated address lines that are available. The differences are summarized in Table 21-1. All available EPMP pin functions are summarized in Table 21-2.

For 64-pin devices, the dedicated Chip Select pins (PMCS1 and PMCS2) are not implemented. In addition, only 16 address lines (PMA<15:0>) are available. If required, PMA14 and PMA15 can be remapped to function as PMCS1 and PMCS2, respectively.

The memory space addressable by the device depends on the number of address lines available, as well as the number of Chip Select signals required for the application. Devices with lower pin counts are more affected by Chip Select requirements, as these take away address lines. Table 21-1 shows the maximum addressable range for each pin count.

#### 21.2 PMDOUT1 and PMDOUT2 Registers

The EPMP Data Output 1 and Data Output 2 registers are used only in Slave mode for buffered output data. These registers act as a buffer for outgoing data.

#### 21.3 PMDIN1 and PMDIN2 Registers

The EPMP Data Input 1 and Data Input 2 registers are used in Slave modes to buffer incoming data. These registers hold data that is asynchronously clocked in.

In Master mode, PMDIN1 is the holding register for incoming data.

#### TABLE 21-1: EPMP FEATURE DIFFERENCES BY DEVICE PIN COUNT

Device	Dedicated Chip Select		Address	Data	Address Range (bytes)		
	CS1	CS2	Lines	Lines	No CS	1 CS <sup>(1)</sup>	2 CS <sup>(1)</sup>
PIC24FJXXXGX606 (64-Pin)	_	_	16	8	64K	32K	16K
PIC24FJXXXGX610 (100-Pin/121-Pin)	Х	Х	23	16		16M	

Note 1: PMA14 and PMA15 can be remapped to be dedicated Chip Selects.

<sup>© 2015-2016</sup> Microchip Technology Inc.

R-0, HSC	U-0	R/C-0, HS	R/C-0, HS	U-0	U-0	U-0	U-0		
BUSY		ERROR TIMEOUT		_					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
RADDR23 <sup>(1)</sup>	RADDR22 <sup>(1)</sup>	RADDR21 <sup>(1)</sup>	RADDR20 <sup>(1)</sup>	RADDR19 <sup>(1)</sup>	RADDR18 <sup>(1)</sup>	RADDR17 <sup>(1)</sup>	RADDR16 <sup>(1)</sup>		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable I	oit	U = Unimplem	ented, read as '	0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
C = Clearable	bit	HS = Hardware	e Settable bit	HSC = Hardware Settable/Clearable bit					
bit 15	<b>BUSY:</b> Busy b 1 = Port is bu 0 = Port is no	it (Master mod sy t busy	e only)						
bit 14	Unimplement	ed: Read as 'o	)'						
bit 13	ERROR: Error	r bit							
	1 = Transactio 0 = Transactio	on error (illegal on completed s	transaction wa	as requested)					
bit 12	TIMEOUT: Tin	ne-out bit							
	<ul> <li>1 = Transaction timed out</li> <li>0 = Transaction completed successfully</li> </ul>								
bit 11-8	bit 11-8 Unimplemented: Read as '0'								
bit 7-0 RADDR<23:16>: Parallel Master Port Reserved Address Space bits <sup>(1)</sup>									
Note 1: If R	Note 1: If RADDR<23:16> = 00000000, then the last EDS address for Chip Select 2 will be FFFFFh.								

#### REGISTER 21-2: PMCON2: EPMP CONTROL REGISTER 2

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
_	CTMEN<30:28>			—	CTMEN<25:24>					
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			CTMEN	<23:16> <b>(1)</b>						
bit 7							bit 0			
Legend:										
R = Readat	ole bit	W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15	Unimpleme	nted: Read as '0'								
bit 14-12	CTMEN<30	:28>: CTMU Enable	ed During C	Conversion bits						
	1 = CTMU is 0 = CTMU is	s enabled and conn s not connected to t	ected to the	e selected chanı	nel during con	/ersion				
bit 11-10	Unimpleme	nted: Read as '0'								
bit 9-0	CTMEN<25	CTMEN-25:16-: CTMUL Enabled During Conversion bits <sup>(1)</sup>								
	1 = CTMU is 0 = CTMU is	s enabled and conn s not connected to t	lected to the this channe	e selected chani	nel during conv	version				

## REGISTER 25-12: AD1CTMENH: A/D CTMU ENABLE REGISTER (HIGH WORD)

Note 1: CTMEN<23:16> bits are not available on 64-pin parts.

#### REGISTER 25-13: AD1CTMENL: A/D CTMU ENABLE REGISTER (LOW WORD)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	CTMEN<15:8>											
bit 15	bit 15 bit 8											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			CTM	/IEN<7:0>								
bit 7							bit 0					
Legend:												
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'									
-n = Value at POR (1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown						
-												

bit 15-0 **CTMEN<15:0>:** CTMU Enabled During Conversion bits 1 = CTMU is enabled and connected to the selected channel during conversion 0 = CTMU is not connected to this channel

## 27.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Dual Comparator Module" (DS39710), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

## 27.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 27-1). The comparator voltage reference provides two ranges of output voltage, each with 32 distinct levels.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.





## 28.4 Measuring Die Temperature

The CTMU can be configured to use the A/D to measure the die temperature using dedicated A/D Channel 24. Perform the following steps to measure the diode voltage:

- The internal current source must be set for either 5.5  $\mu$ A (IRNG<1:0> = 0x2) or 55  $\mu$ A (IRNG<1:0> = 0x3).
- In order to route the current source to the diode, the EDG1STAT and EDG2STAT bits must be equal (either both '0' or both '1').
- The CTMREQ bit (AD1CON5<13>) must be set to '1'.
- The A/D Channel Select bits must be 24 (0x18) using a single-ended measurement.

The voltage of the diode will vary over temperature according to the graphs shown below (Figure 28-4). Note that the graphs are different, based on the magnitude of

the current source selected. The slopes are nearly linear over the range of -40°C to +100°C and the temperature can be calculated as follows:

#### **EQUATION 28-2:**

For 5.5 µA Current Source:

$$Tdie = \frac{710 \ mV - V diode}{1.8}$$

where Vdiode is in mV, Tdie is in °C

For 55 µA Current Source:

$$Tdie = \frac{760 \ mV - V diode}{1.55}$$

where *Vdiode* is in *mV*, *Tdie* is in °C



#### FIGURE 28-4: DIODE VOLTAGE (mV) vs. DIE TEMPERATURE (TYPICAL)

# PIC24FJ1024GA610/GB610 FAMILY

## **REGISTER 30-11: FDEVOPT1 CONFIGURATION REGISTER**

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16
U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—		_	_	—	_	—	_
bit 15	•					•	bit 8
U-1	U-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	U-1
_	_	_	ALTVREF	SOSCHP <sup>(1)</sup>	TMPRPIN	ALTCMPI	_
bit 7	•					•	bit 0
Legend:		PO = Progran	n Once bit				
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '1'	
-n = Value at POR '1' = Bit is		'1' = Bit is set	t '0' = Bit is cle		ared	x = Bit is unkr	nown
<u></u>							
bit 23-5	Unimplemen	ted: Read as '1	L'				

bit 4	ALTVREF: Alternate Voltage Reference Location Enable bit (100-pin and 121-pin devices only) 1 = VREF+ and CVREF+ on RA10, VREF- and CVREF- on RA9 0 = VREF+ and CVREF+ on RB0, VREF- and CVREF- on RB1
bit 3	<b>SOSCHP:</b> SOSC High-Power Enable bit (valid only when SOSCSEL = 1) <sup>(1)</sup> 1 = SOSC High-Power mode is enabled 0 = SOSC Low-Power mode is enabled
bit 2	<b>TMPRPIN:</b> Tamper Pin Enable bit1 = TMPR pin function is disabled0 = TMPR pin function is enabled
bit 1	ALTCMPI: Alternate Comparator Input Enable bit 1 = C1INC, C2INC and C3INC are on their standard pin locations 0 = C1INC, C2INC and C3INC are on RG9
bit 0	Unimplemented: Read as '1'

**Note 1:** High-Power mode is for crystals with 35K ESR (typical). Low-Power mode is for crystals with more than 65K ESR.

DC CHARAC	TERISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Operating Temperature	Vdd	Conditions				
Incremental C	Current Brov	vn-out Rese	t (∆BOR) <sup>(2)</sup>							
DC25	3	5	μA	-40°C to +85°C	2.0V					
	4	5	μA	-40°C to +85°C	3.3V	ABOR				
Incremental Current Watchdog Timer (∆WDT) <sup>(2)</sup>										
DC71	0.22	1	μA	-40°C to +85°C	2.0V	۵۱۸/۲۲(2)				
	0.3	1	μA	-40°C to +85°C	3.3V					
Incremental C	Current High	/Low-Voltag	e Detect (Al	HLVD) <sup>(2)</sup>						
DC75	1.3	5	μA	-40°C to +85°C	2.0V					
	1.9	5	μA	-40°C to +85°C	3.3V					
Incremental C	Current Real	-Time Clock	and Calence	lar (∆RTCC) <sup>(2)</sup>						
DC77	1.1	2	μA	-40°C to +85°C	2.0V	∆RTCC (with SOSC enabled in				
	1.2	2.2	μA	-40°C to +85°C	3.3V	Low-Power mode) <sup>(2)</sup>				
DC77A	0.35	1	μA	-40°C to +85°C	2.0V	ARTCC (with LPRC enabled)(2)				
	0.45	1	μA	-40°C to +85°C	3.3V					

## TABLE 33-7: DC CHARACTERISTICS: △ CURRENT (BOR, WDT, HLVD, RTCC)<sup>(3)</sup>

**Note 1:** Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Incremental current while the module is enabled and running.

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. The current includes the selected clock source enabled for WDT and RTCC.

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoq, KEELoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2016, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-1204-5