

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	1MB (341.5K × 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj1024gb606t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

File Name	Address	All Resets	File Name	Address	All Resets		
A/D	•	•	PERIPHERAL PIN S	PERIPHERAL PIN SELECT			
ADC1BUF0	0712	xxxx	RPINR0	0790	3F3F		
ADC1BUF1	0714	xxxx	RPINR1	0792	3F3F		
ADC1BUF2	0716	xxxx	RPINR2	0794	3F3F		
ADC1BUF3	0718	xxxx	RPINR3	0796	3F3F		
ADC1BUF4	071A	xxxx	RPINR4	0798	3F3F		
ADC1BUF5	071C	xxxx	RPINR5	079A	3F3F		
ADC1BUF6	071E	xxxx	RPINR6	079C	3F3F		
ADC1BUF7	0720	xxxx	RPINR7	079E	3F3F		
ADC1BUF8	0722	xxxx	RPINR8	07A0	003F		
ADC1BUF9	0724	xxxx	RPINR11	07A6	3F3F		
ADC1BUF10	0726	xxxx	RPINR12	07A8	3F3F		
ADC1BUF11	0728	xxxx	RPINR14	07AC	3F3F		
ADC1BUF12	072A	xxxx	RPINR15	07AE	003F		
ADC1BUF13	072C	xxxx	RPINR17	07B2	3F00		
ADC1BUF14	072E	xxxx	RPINR18	07B4	3F3F		
ADC1BUF15	0730	xxxx	RPINR19	07B6	3F3F		
ADC1BUF16	0732	xxxx	RPINR20	07B8	3F3F		
ADC1BUF17	0734	xxxx	RPINR21	07BA	3F3F		
ADC1BUF18	0736	xxxx	RPINR22	07BC	3F3F		
ADC1BUF19	0738	xxxx	RPINR23	07BE	3F3F		
ADC1BUF20	073A	xxxx	RPINR25	07C2	3F3F		
ADC1BUF21	073C	xxxx	RPINR27	07C6	3F3F		
ADC1BUF22	073E	xxxx	RPINR28	07C8	3F3F		
ADC1BUF23	0740	xxxx	RPINR29	07CA	003F		
ADC1BUF24	0742	xxxx	RPOR0	07D4	0000		
ADC1BUF25	0744	xxxx	RPOR1	07D6	0000		
AD1CON1	0746	0000	RPOR2	07D8	0000		
AD1CON2	0748	0000	RPOR3	07DA	0000		
AD1CON3	074A	0000	RPOR4	07DC	0000		
AD1CHS	074C	0000	RPOR5	07DE	0000		
AD1CSSH	074E	0000	RPOR6	07E0	0000		
AD1CSSL	0750	0000	RPOR7	07E2	0000		
AD1CON4	0752	0000	RPOR8	07E4	0000		
AD1CON5	0754	0000	RPOR9	07E6	0000		
AD1CHITH	0756	0000	RPOR10	07E8	0000		
AD1CHITL	0758	0000	RPOR11	07EA	0000		
AD1CTMENH	075A	0000	RPOR12	07EC	0000		
AD1CTMENL	075C	0000	RPOR13	07EE	0000		
AD1RESDMA	075E	0000	RPOR14	07F0	0000		
NVM			RPOR15	07F2	0000		
NVMCON	0760	0000					
NVMADR	0762	xxxx					
NVMADRU	0764	00xx					
NVMKEY	0766	0000					

TABLE 4-11: SFR MAP: 0700h BLOCK

Legend: — = unimplemented, read as '0'; x = undefined. Reset values are shown in hexadecimal.

5.1 Summary of DMA Operations

The DMA Controller is capable of moving data between addresses according to a number of different parameters. Each of these parameters can be independently configured for any transaction; in addition, any or all of the DMA channels can independently perform a different transaction at the same time. Transactions are classified by these parameters:

- Source and destination (SFRs and data RAM)
- · Data size (byte or word)
- Trigger source
- Transfer mode (One-Shot, Repeated or Continuous)
- Addressing modes (fixed address or address blocks, with or without address increment/ decrement)

In addition, the DMA Controller provides channel priority arbitration for all channels.

5.1.1 SOURCE AND DESTINATION

Using the DMA Controller, data may be moved between any two addresses in the Data Space. The SFR space (0000h to 07FFh), or the data RAM space (0800h to FFFFh), can serve as either the source or the destination. Data can be moved between these areas in either direction or between addresses in either area. The four different combinations are shown in Figure 5-2.

If it is necessary to protect areas of data RAM, the DMA Controller allows the user to set upper and lower address boundaries for operations in the Data Space above the SFR space. The boundaries are set by the DMAH and DMAL Limit registers. If a DMA channel attempts an operation outside of the address boundaries, the transaction is terminated and an interrupt is generated.

5.1.2 DATA SIZE

The DMA Controller can handle both 8-bit and 16-bit transactions. Size is user-selectable using the SIZE bit (DMACHn<1>). By default, each channel is configured for word-sized transactions. When byte-sized transactions are chosen, the LSb of the source and/or destination address determines if the data represents the upper or lower byte of the data RAM location.

5.1.3 TRIGGER SOURCE

The DMA Controller can use any one of the device's interrupt sources to initiate a transaction. The DMA Trigger sources are listed in reverse order of their natural interrupt priority and are shown in Table 5-1.

Since the source and destination addresses for any transaction can be programmed independently of the Trigger source, the DMA Controller can use any Trigger to perform an operation on any peripheral. This also allows DMA channels to be cascaded to perform more complex transfer operations.

5.1.4 TRANSFER MODE

The DMA Controller supports four types of data transfers, based on the volume of data to be moved for each Trigger.

- One-Shot: A single transaction occurs for each Trigger.
- Continuous: A series of back-to-back transactions occur for each Trigger; the number of transactions is determined by the DMACNTn transaction counter.
- Repeated One-Shot: A single transaction is performed repeatedly, once per Trigger, until the DMA channel is disabled.
- Repeated Continuous: A series of transactions are performed repeatedly, one cycle per Trigger, until the DMA channel is disabled.

All transfer modes allow the option to have the source and destination addresses, and counter value automatically reloaded after the completion of a transaction. Repeated mode transfers do this automatically.

5.1.5 ADDRESSING MODES

The DMA Controller also supports transfers between single addresses or address ranges. The four basic options are:

- · Fixed-to-Fixed: Between two constant addresses
- Fixed-to-Block: From a constant source address to a range of destination addresses
- Block-to-Fixed: From a range of source addresses to a single, constant destination address
- Block-to-Block: From a range to source addresses to a range of destination addresses

The option to select auto-increment or auto-decrement of source and/or destination addresses is available for Block Addressing modes.

In addition to the four basic modes, the DMA Controller also supports Peripheral Indirect Addressing (PIA) mode, where the source or destination address is generated jointly by the DMA Controller and a PIA capable peripheral. When enabled, the DMA channel provides a base source and/or destination address, while the peripheral provides a fixed range offset address.

For PIC24FJ1024GA610/GB610 family devices, the 12-bit A/D Converter module is the only PIA capable peripheral. Details for its use in PIA mode are provided in **Section 25.0 "12-Bit A/D Converter with Threshold Detect"**.

REGISTER 11-8: IOCSTAT: INTERRUPT-ON-CHANGE STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/HS/HC-0						
—	IOCPGF	IOCPFF	IOCPEF	IOCPDF	IOCPCF	IOCPBF	IOCPAF
bit 7							bit 0

Legend:	HS = Hardware Settable bit	Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-7	Unimplemented: Read as '0'
bit 6	IOCPGF: Interrupt-on-Change PORTG Flag bit
	 1 = A change was detected on an IOC-enabled pin on PORTG 0 = No change was detected or the user has cleared all detected changes
bit 5	IOCPFF: Interrupt-on-Change PORTF Flag bit
	 1 = A change was detected on an IOC-enabled pin on PORTF 0 = No change was detected or the user has cleared all detected changes
bit 4	IOCPEF: Interrupt-on-Change PORTE Flag bit
	 1 = A change was detected on an IOC-enabled pin on PORTE 0 = No change was detected or the user has cleared all detected changes
bit 3	IOCPDF: Interrupt-on-Change PORTD Flag bit
	 1 = A change was detected on an IOC-enabled pin on PORTD 0 = No change was detected or the user has cleared all detected changes
bit 2	IOCPCF: Interrupt-on-Change PORTC Flag bit
	 1 = A change was detected on an IOC-enabled pin on PORTC 0 = No change was detected or the user has cleared all detected changes
bit 1	IOCPBF: Interrupt-on-Change PORTB Flag bit
	 1 = A change was detected on an IOC-enabled pin on PORTB 0 = No change was detected or the user has cleared all detected changes
bit 0	IOCPAF: Interrupt-on-Change PORTA Flag bit
	 1 = A change was detected on an IOC-enabled pin on PORTA 0 = No change was detected, or the user has cleared all detected change

16.5 Auxiliary Output

The MCCPx and SCCPx modules have an auxiliary (secondary) output that provides other peripherals access to internal module signals. The auxiliary output is intended to connect to other MCCPx or SCCPx modules, or other digital peripherals, to provide these types of functions:

- Time Base Synchronization
- Peripheral Trigger and Clock Inputs
- Signal Gating

The type of output signal is selected using the AUXOUT<1:0> control bits (CCPxCON2H<4:3>). The type of output signal is also dependent on the module operating mode.

On the PIC24FJ1024GA610/GB610 family of devices, only the CTMU discharge Trigger has access to the auxiliary output signal.

AUXOUT<1:0>	CCSEL	MOD<3:0>	Comments	Signal Description	
00	х	xxxx	Auxiliary Output Disabled	No Output	
01	0	0000	Time Base Modes	Time Base Period Reset or Rollover	
10				Special Event Trigger Output	
11				No Output	
01	0	0001	Output Compare Modes	Time Base Period Reset or Rollover	
10		through 1111	through 1111		Output Compare Event Signal
11					Output Compare Signal
01	1	xxxx	Input Capture Modes	Time Base Period Reset or Rollover	
10				Reflects the Value of the ICDIS bit	
11				Input Capture Event Signal	

TABLE 16-4: AUXILIARY OUTPUT

SYNC<4:0>	Synchronization Source
11111	None; Timer with Rollover on CCPxPR Match or FFFFh
11110	Reserved
11101	Reserved
11100	CTMU Trigger
11011	A/D Start Conversion
11010	CMP3 Trigger
11001	CMP2 Trigger
11000	CMP1 Trigger
10111	Reserved
10110	Reserved
10101	Reserved
10100	Reserved
10011	CLC4 Out
10010	CLC3 Out
10001	CLC2 Out
10000	CLC1 Out
01111	Reserved
01110	Reserved
01101	Reserved
01100	Reserved
01011	INT2 Pad
01010	INT1 Pad
01001	INTO Pad
01000	SCCP7 Sync Out
00111	SCCP6 Sync Out
00110	SCCP5 Sync Out
00101	SCCP4 Sync Out
00100	MCCP3 Sync Out
00011	MCCP2 Sync Out
00010	MCCP1 Sync Out
00001	MCCPx/SCCPx Sync Out ⁽¹⁾
00000	MCCPx/SCCPx Timer Sync Out ⁽¹⁾

TABLE 16-5: SYNCHRONIZATION SOURCES

Note 1: CCP1 when connected to CCP1, CCP2 when connected to CCP2, etc.

R/W-0) U-0	R/W-0, HC	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	I —	I2CSIDL	SCLREL ⁽¹⁾	STRICT	A10M	DISSLW	SMEN
bit 15							bit 8
		Dates				D1110	
R/W-0		R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	I STREN	ACKDT	ACKEN	RGEN	PEN	RSEN	SEN bit 0
DIL 7							DIL U
Legend:		HC = Hardwa	re Clearable bi	t			
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	12CEN: 12Cx	Enable bit (writ	able from softw	vare only)			
	1 = Enables t	he I2Cx module	e and configure	es the SDAx an	d SCLx pins as	s serial port pin	S
	0 = Disables	the I2Cx modul	e; all I ² C pins a	are controlled b	y port function	S	
DIC 14		ted: Read as 1) Iada hit				
DIL 13	1 = Discontinu	ues module on	eration when d	evice enters Id	le mode		
	0 = Continues	s module opera	tion in Idle mo	de			
bit 12	SCLREL: SC	Lx Release Co	ntrol bit (I ² C SI	ave mode only) ⁽¹⁾		
	Module resets	s and (I2CEN =	0) sets SCLR	EL = 1.			
	$\frac{\text{If STREN} = 0}{1 - \text{Polonoon}}$.(2) 					
	0 = Forces cl	ock low (clock s	stretch)				
	If STREN = 1	<u>:</u>	,				
	1 = Releases	clock					
bit 11		CK IOW (CIOCK St	retch); user ma	ay program this		stretch at nex	I SULX IOW
	1 = Strict res	erved addressi	na is enforced.	for reserved a	ddresses refer	to Table 18-2	
	In Slave	Mode: The dev	/ice doesn't re	spond to reserve	ved address sp	ace and addre	esses falling in
	that cate	gory are NACK	ed. vice is allowed	to concrete or			
	0 = Reserved	d addressing w	ould be Ackno	vledaed.	aresses with n	eserved addres	s space.
	In Slave	Mode: The devi	ce will respond	to an address	falling in the re	served address	s space. When
	there is a	a match with an r Mode [:] Reserv	y of the reserv	ed addresses, i	the device will	generate an AC	CK.
bit 10	A10M: 10-Bit	Slave Address	Elag bit				
	1 = I2CxADD	is a 10-bit slav	e address				
	0 = I2CxADD	is a 7-bit slave	address				
bit 9	DISSLW: Sle	w Rate Control	Disable bit				
	1 = Slew rate	control is disat	bled for Standa	rd Speed mode	e (100 kHz, als 0 kHz)	o disabled for 1	MHz mode)
bit 8	SMEN: SMB	is Input Levels	Fnable bit		0 KHZ)		
bito	1 = Enables i	nput logic so th	resholds are co	ompliant with th	ne SMBus spec	cification	
	0 = Disables	SMBus-specific	: inputs				
Note 1:	Automatically clea	ared to '0' at the	e beginning of	slave transmis	sion; automatic	ally cleared to	'0' at the end
	of slave reception	n. The user soft	ware must prov	vide a delay be	tween writing t	o the transmit b	ouffer and
	as specified in Sec	EL DIT. 1 NIS dela Ection 33.0 "Ela	ay must be gre ectrical Chara	ater than the m	immum set up	ume for slave t	ransmissions,

REGISTER 18-1: I2CxCONL: I2Cx CONTROL REGISTER LOW

2: Automatically cleared to '0' at the beginning of slave transmission.

19.1 UARTx Baud Rate Generator (BRG)

The UARTx module includes a dedicated, 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 19-1 shows the formula for computation of the baud rate when BRGH = 0.

EQUATION 19-1: UARTx BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate =
$$\frac{FCY}{16 \cdot (UxBRG + 1)}$$

 $UxBRG = \frac{FCY}{16 \cdot Baud Rate} - 1$
Note 1: FCY denotes the instruction cycle
clock frequency (FOSC/2).
2: Based on FCY = FOSC/2; Doze mode
and PLL are disabled.

Example 19-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is FCY/(16 * 65536).

Equation 19-2 shows the formula for computation of the baud rate when BRGH = 1.

EQUATION 19-2: UARTX BAUD RATE WITH BRGH = $1^{(1,2)}$

Baud Rate =
$$\frac{FCY}{4 \cdot (UxBRG + 1)}$$

UxBRG = $\frac{FCY}{4 \cdot Baud Rate} - 1$

- Note 1: FCY denotes the instruction cycle clock frequency.
 - 2: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 19-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate = FCY/(16 (UxBRG + 1))Solving for UxBRG Value: **UxBRG** = ((FCY/Desired Baud Rate)/16) - 1**UxBRG** = ((400000/9600)/16) - 1UxBRG = 25 Calculated Baud Rate = 4000000/(16(25+1))= 9615 Error = (Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate = (9615 - 9600)/9600 = 0.16%Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

20.3.1 CLEARING USB OTG INTERRUPTS

Unlike device-level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware set only bits. Additionally, these bits can only be cleared in software by writing a '1' to their locations (i.e., performing a MOV type instruction). Writing a '0' to a flag bit (i.e., a BCLR instruction) has no effect.

Note: Throughout this data sheet, a bit that can only be cleared by writing a '1' to its location is referred to as "Write '1' to Clear". In register descriptions; this function is indicated by the descriptor, "K".





20.4 Device Mode Operation

The following section describes how to perform a common Device mode task. In Device mode, USB transfers are performed at the transfer level. The USB module automatically performs the status phase of the transfer.

20.4.1 ENABLING DEVICE MODE

- Reset the Ping-Pong Buffer Pointers by setting, then clearing, the Ping-Pong Buffer Reset bit, PPBRST (U1CON<1>).
- 2. Disable all interrupts (U1IE and U1EIE = 00h).
- 3. Clear any existing interrupt flags by writing FFh to U1IR and U1EIR.
- 4. Verify that VBUS is present (non-OTG devices only).

- 5. Enable the USB module by setting the USBEN bit (U1CON<0>).
- Set the OTGEN bit (U1OTGCON<2>) to enable OTG operation.
- Enable the Endpoint 0 buffer to receive the first setup packet by setting the EPRXEN and EPHSHK bits for Endpoint 0 (U1EP0<3,0> = 1).
- 8. Power up the USB module by setting the USBPWR bit (U1PWRC<0>).
- Enable the D+ pull-up resistor to signal an attach by setting the DPPULUP bit (U10TGCON<7>).

REGISTER 20-4: U10TGCON: USB ON-THE-GO CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—	—	—	_	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	r-0	R/W-0	r-0	R/W-0
DPPULUP	DMPULUP	DPPULDWN ⁽¹⁾	DMPULDWN ⁽¹⁾	—	OTGEN ⁽¹⁾	—	VBUSDIS ⁽¹⁾
bit 7							bit 0

Legend:	r = Reserved bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
bit 7	DPPULUP: D+ Pull-up Enable bit
	 1 = D+ data line pull-up resistor is enabled 0 = D+ data line pull-up resistor is disabled
bit 6	DMPULUP: D- Pull-up Enable bit
	 1 = D- data line pull-up resistor is enabled 0 = D- data line pull-up resistor is disabled
bit 5	DPPULDWN: D+ Pull-Down Enable bit ⁽¹⁾
	 1 = D+ data line pull-down resistor is enabled 0 = D+ data line pull-down resistor is disabled
bit 4	DMPULDWN: D- Pull-Down Enable bit ⁽¹⁾
	 1 = D- data line pull-down resistor is enabled 0 = D- data line pull-down resistor is disabled
bit 3	Reserved: Maintain as '0'
bit 2	OTGEN: OTG Features Enable bit ⁽¹⁾
	 1 = USB OTG is enabled; all D+/D- pull-up and pull-down bits are enabled 0 = USB OTG is disabled; D+/D- pull-up and pull-down bits are controlled in hardware by the settings of the HOSTEN and USBEN (U1CON<3,0>) bits
bit 1	Reserved: Maintain as '0'
bit 0	VBUSDIS: VBUS Discharge Enable bit ⁽¹⁾
	 1 = VBUS line is discharged through a resistor 0 = VBUS line is not discharged

Note 1: These bits are only used in Host mode; do not use in Device mode.

REGISTER 21-6: PMCSxBS: EPMP CHIP SELECT x BASE ADDRESS REGISTER⁽²⁾

R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾	R/W ⁽¹⁾		
	BASE<23:16>								
bit 15							bit 8		
R/W ⁽¹⁾	U-0	U-0	U-0	R/W ⁽¹⁾	U-0	U-0	U-0		
BASE15		—	—	BASE11	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			pit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		

bit 15-7 BASE<23:15>: Chip Select x Base Address bits⁽¹⁾

bit 6-4 Unimplemented: Read as '0'

bit 3 BASE11: Chip Select x Base Address bit⁽¹⁾

bit 2-0 Unimplemented: Read as '0'

Note 1: The value at POR is 0080h for PMCS1BS and 8080h for PMCS2BS.

2: If the whole PMCS2BS register is written together as 0x0000, then the last EDS address for the Chip Select 1 will be FFFFFFh. In this case, Chip Select 2 should not be used. PMCS1BS has no such feature.

REGISTER 21-8: PMSTAT: EPMP STATUS REGISTER (SLAVE MODE ONLY)

R-0, HSC	R/W-0, HS	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IBF	IBOV	_		IB3F ⁽¹⁾	IB2F ⁽¹⁾	IB1F ⁽¹⁾	IB0F ⁽¹⁾
bit 15	·	·		·			bit 8
R-1, HSC	R/W-0, HS	U-0	U-0	R-1, HSC	R-1, HSC	R-1, HSC	R-1, HSC
OBE	OBUF	—		OB3E	OB2E	OB1E	OB0E
bit 7							bit 0
Legend:		HS = Hardware	e Settable bit	HSC = Hardw	are Settable/C	learable bit	
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	IBF: Input But	ffer Full Status b	oit				
	1 = All writab	le Input Buffer r	egisters are fu	II			
	0 = Some or	all of the writab	le Input Buffer	registers are er	npty		
bit 14	IBOV: Input B	uffer Overflow	Status bit				
	1 = A write at 0 = No overfl	ttempt to a full li ow occurred	nput register o	ccurred (must b	e cleared in sc	oftware)	
bit 13-12	Unimplemen	ted: Read as '0	3				
bit 11-8	IB3F:IB0F: In	put Buffer x Sta	tus Full bits ⁽¹⁾				
	1 = Input buff 0 = Input buff	fer contains unr fer does not cor	ead data (read ntain unread da	ling the buffer w	vill clear this bit)	
bit 7	OBE: Output	Buffer Empty Si	tatus bit				
2	1 = All readal	ble Output Buffe	er registers are	empty			
	0 = Some or	all of the readal	ble Output Buf	fer registers are	e full		
bit 6	OBUF: Output	it Buffer Underfl	ow Status bit				
	1 = A read or 0 = No under	ccurred from an flow occurred	empty Output	Buffer register	(must be cleare	ed in software)	
bit 5-4	Unimplemen	ted: Read as '0	3				
bit 3-0	OB3E:OB0E:	Output Buffer >	K Status Empty	' bit			
	1 = Output B	uffer x is empty	(writing data to	o the buffer will	clear this bit)		
 –							
Note 1: Ev	en though an ir	ndividual bit rep	resents the by	te in the buffer.	the bits corresp	onding to the	word

Note 1: Even though an individual bit represents the byte in the buffer, the bits corresponding to the word (Byte 0 and 1, or Byte 2 and 3) get cleared, even on byte reading.

22.2 RTCC Module Registers

The RTCC module registers are organized into four categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers
- Timestamp Registers

22.2.1 REGISTER MAPPING

Previous RTCC implementations used a Register Pointer to access the RTCC Time and Date registers, as well as the Alarm Time and Date registers. These Registers are now mapped to memory and are individually addressable.

22.2.2 WRITE LOCK

To prevent spurious changes to the RTCC Control or RTCC Value registers, the WRLOCK bit (RTCCON1L<11>) must be cleared ('0'). The POR default state is the WRLOCK bit is '0' and is cleared on any device Reset (POR, BOR, MCLR). It is recommended that the WRLOCK bit be set to '1' after the RTCC Value registers are properly initialized, and after the RTCEN bit (RTCCON1L<15>) has been set.

Any attempt to write to the RTCEN bit, the RTCCON2L/H registers or the RTCC Value registers, will be ignored as long as WRLOCK is '1'. The RTCC Control, Alarm Value and Timestamp registers can be changed when WRLOCK is '1'.

EXAMPLE 22-1: SETTING THE WRLOCK BIT

Clearing the WRLOCK bit requires an unlock sequence after it has been written to a '1', writing two bytes consecutively to the NVMKEY register. A sample assembly sequence is shown in Example 22-1. If WRLOCK is already cleared, it can be set to '1' without using the unlock sequence.

Note: To avoid accidental writes to the timer, it is recommended that the WRLOCK bit (RTCCON1L<11>) is kept clear at any other time. For the WRLOCK bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of WRLOCK; therefore, it is recommended that code follow the procedure in Example 22-1.

22.2.3 SELECTING RTCC CLOCK SOURCE

The clock source for the RTCC module can be selected using the CLKSEL<1:0> bits in the RTCCON2L register. When the bits are set to '00', the Secondary Oscillator (SOSC) is used as the reference clock and when the bits are '01', LPRC is used as the reference clock. When CLKSEL<1:0> = 10, the external powerline (50 Hz and 60 Hz) is used as the clock source. When CLKSEL<1:0> = 11, the system clock is used as the clock source.

DISI	#6	; disable interrupts for 6 instructions
MOV	#NVKEY, W1	
MOV	#0x55, W2	; first unlock code
MOV	W2, [W1]	; write first unlock code
MOV	#0xAA, W3	; second unlock sequence
MOV	W3, [W1]	; write second unlock sequence
BCLR	RTCCON1L, #WRLOCK	; clear the WRLOCK bit

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCSAMP7	PWCSAMP6	PWCSAMP5	PWCSAMP4	PWCSAMP3	PWCSAMP2	PWCSAMP1	PWCSAMP0
bit 15						•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCSTAB7	PWCSTAB6	PWCSTAB5	PWCSTAB4	PWCSTAB3	PWCSTAB2	PWCSTAB1	PWCSTAB0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unknown	
bit 15-8 bit 7-0	PWCSAMP<7 1111111 = S 1111110 = S 00000001 = S 00000000 = N PWCSTAB<7: 1111111 = S 1111111 = S 1111111 = S 00000001 = S 00000000 = N	:0>: Power Cor ample window is ample window is o sample windo 0>: Power Con Stability window Stability window	htrol Sample W s always enable s 254 TPWCCLK clo w trol Stability Wi is 255 TPWCCL is 254 TPWCCL is 1 TPWCCLK c low; sample wir	indow Timer bit d, even when P clock periods ock period indow Timer bits κ clock periods κ clock periods	s WCEN = 0 s(1) en the alarm ev	vent triggers	

REGISTER 22-5: RTCCON3L: RTCC CONTROL REGISTER 3 (LOW)

Note 1: The sample window always starts when the stability window timer expires, except when its initial value is 00h.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0	
bit 15						•	bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	—		_	_	WDAY2	WDAY1	WDAY0	
bit 7							bit 0	
Legend:								
R = Readabl	le bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-14	Unimplemen	ted: Read as '	כ'					
bit 13-12	DAYTEN<1:0	>: Binary Code	ed Decimal Val	ue of Days '10'	Digit bits			
	Contains a va	lue from 0 to 3						
bit 11-8	DAYONE<3:0	>: Binary Code	ed Decimal Val	ue of Days '1' I	Digit bits			
	Contains a va	lue from 0 to 9						
bit 7-3	Unimplemen	ted: Read as '	כי					
bit 2-0	WDAY<2:0>:	Binary Coded	Decimal Value	of Weekdays ':	1' Digit bits			
	Contains a va	lue from 0 to 6		2	-			

REGISTER 22-17: TSADATEL: RTCC TIMESTAMP A DATE REGISTER (LOW)⁽¹⁾

Note 1: If TSAEN = 0, bits<15:0> can be used for persistence storage throughout a non-Power-on Reset (MCLR, WDT, etc.).

DC CHARACTERISTICS			Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Max	Units	Operating Temperature	Vdd	Conditions		
Power-Dov	vn Current ⁽	4,5)						
DC60	2.5	10	μA	-40°C				
	3.2	10	μA	+25°C	2.0V			
	11.5	45	μA	+85°C		– Sleep ⁽²⁾		
	3.2	10	μA	-40°C	3.3V			
	4.0	10	μA	+25°C				
	12.2	45	μA	+85°C				
DC61	165	_	nA	-40°C				
	190	_	nA	+25°C	2.0V			
	14.5	_	μA	+85°C		Low Voltage Detention Sleen(3)		
	220	_	nA	-40°C		Low-voltage Retention Sleep**		
	300	_	nA	+25°C	3.3V			
	15	—	μA	+85°C				

TABLE 33-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The retention low-voltage regulator is disabled; RETEN (RCON<12>) = 0, LPCFG (FPOR<2>) = 1.

3: The retention low-voltage regulator is enabled; RETEN (RCON<12>) = 1, LPCFG (FPOR<2>) = 0.

4: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as outputs and driven low. WDT, etc., are all switched off.

5: These currents are measured on the device containing the most memory in this family.

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

121-Ball Plastic Thin Profile Fine Pitch Ball Grid Array (BG) - 10x10x1.10 mm Body [TFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







NX Øb



000

0 O C

	Ν	IILLIMETER	S	
Dimensior	Limits	MIN	NOM	MAX
Number of Contacts	Ν	121		
Contact Pitch	е	0.80 BSC		
Overall Height	Α	1.00	1.10	1.20
Ball Height	A1	0.25	0.30	0.35
Overall Width	E		10.00 BSC	
Array Width	E1		8.00 BSC	
Overall Length	D		10.00 BSC	
Array Length	D1		8.00 BSC	
Contact Diameter	b	0.35	0.40	0.45

Notes:

- 1. Ball A1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 3. The outer rows and colums of balls are located with respect to datums A and B.
- 4. Ball interface to package body: 0.37mm nominal diameter.

Microchip Technology Drawing C04-148 Rev F Sheet 2 of 2

APPENDIX A: REVISION HISTORY

Revision A (March 2015)

Original data sheet for the PIC24FJ1024GA610/ GB610 family of devices.

Revision B (November 2015)

This revision incorporates the following updates:

- Sections:
 - Changed 12-bit conversion rate to 200 ksps in the Analog Features section on Page 1.
 - Added Smart Card support (ISO 7816) information to the Peripheral Features section on Page 2.
 - Added Section 9.3.1 "DCO Overview".
 - Added Section 25.4 "Achieving Maximum A/D Converter (ADC) Performance".
 - Added Section 30.2 "Unique Device Identifier (UDID)".
 - Updated Section 6.6 "Programming Operations", Section 9.6 "PLL Oscillator Modes and USB Operation", Section 9.6.1 "Considerations for USB Operation", Section 9.7 "Reference Clock Output", Section 9.8 "Secondary Oscillator", Section 10.2 "Instruction-Based Power-Saving Modes", Section 10.2.2 "Idle Mode", Section 12.0 "Timer1", Section 16.1 "Time Base Generator" and Section 33.0 "Electrical Characteristics"
- Registers
 - Updated Register 5-1, Register 6-1, Register 7-1, Register 9-4, Register 9-5, Register 18-1, Register 22-3, Register 25-2, Register 25-3, Register 25-6, Register 25-7, Register 30-1, Register 30-5, Register 30-7, Register 30-8 and Register 30-9
- · Figures:
 - Updated Figure 2-1, Figure 9-2 and Figure 25-3
 - Added Figure 33-5, Figure 33-6, Figure 33-7 and Figure 33-8
- · Tables:
 - Updated Table 2-1, Table 4-1, Table 4-2, Table 4-3, Table 4-10, Table 9-2, Table 9-3, Table 30-1, Table 33-3, Table 33-4, Table 33-5, Table 33-6, Table 33-7, Table 33-8, Table 33-9, Table 33-11, Table 33-12, Table 33-13, Table 33-15, Table 33-19, Table 33-24, Table 33-25 and Table 33-26.
- · Examples:
 - Updated Example 15-1.
- Other minor typographic changes and updates throughout the document.

Revision C (November 2015)

This revision incorporates the following updates:

- Tables:
 - Updated Table 33-5 and Table 33-20.
- Figures:
 - Updated Figure 33-8.

Revision D (December 2016)

This revision incorporates the following updates:

- · Sections:
 - Added Section 8.1.1 "Alternate Interrupt Vector Table", Section 8.4.1 "INTCON1-INTCON4" and Section 10.2.5 "Exiting from Low-Voltage Retention Sleep".
 - Updated the "Referenced Sources" section. Updated Section 4.1.2 "Dual Partition Flash Program Memory Organization" Section 4.1.5 "Code-Protect Configuration Bits", Section 8.1.1 "Alternate Interrupt Vector Table", Section 8.4 "Interrupt Control and Status Registers", Section 9.0 "Oscillator Configuration", Section 10.2.4 "Low-Voltage Retention Regulator", Section 11.3 "Interrupt-on-Change (IOC)", Section 11.4.2 "Available Peripherals", Section 17.0 "Serial Peripheral Interface (SPI)", Section 22.0 "Real-Time Clock and Calendar with Timestamp" and Section 22.2.2 "Write Lock".
- Tables:
 - Added Table 8-1.
 - Updated Table 4, Table 5, Table 6, Table 7, Table 1-3, Table 8-1, Table 9-1, Table 9-2, Table 9-3, Table 11-4, Table 33-4, Table 33-5, Table 33-6 and Table 33-7.
- · Figures:
 - Updated Figure 8-1, Figure 9-1, Figure 9-2 and Figure 22-1.
- Examples:
 - Updated Example 11-3, Example 15-1 and Example 22-1.
- Equations:
 - Updated Equation 15-2.
- Registers:
 - Updated Register 7-1, Register 9-8, Register 17-1, Register 27-1 and Register 30-10.

Code Examples	
Basic Clock Switching	127
Configuring UART1 Input/Output Functions	163
Double-Word Flash Programming (C Language)	96
EDS Read from Program Memory in Assembly	79
EDS Read in Assembly	73
EDS Write in Assembly	74
Erasing a Program Memory Block (C Language).	94
Initiating a Programming Sequence	94
IOC Status Read/Clear in Assembly	
Port Read/Write in Assembly	154
Port Read/Write in C	154
PWRSAV Instruction Syntax	137
Setting WRI OCK Bit	313
Code Memory Programming Example	
Double-Word Programming	95
Page Frase	00 03
Code Protection	00
Comparator Voltage Reference	375
Configuring	375
	373 700
	337
Configuration Pite	200
Configuration Word Addresses	200
Conliguration word Addresses	390
	ا ک ۲۸
	47
Antinmetic Logic Unit (ALU)	52
	110
	50
Core Registers	48
Programmer's Model	47
CRC	
Data Shift Direction	333
Interrupt Operation	333
Polynomials	332
Setup Examples for 16 and 32-Bit Polynomials	332
User Interface	332
CIMU	
Measuring Capacitance	377
Measuring Die Temperature	380
Measuring Time/Routing Current to	
A/D Input Pin	378
Pulse Generation and Delay	378
Customer Change Notification Service	463
Customer Notification Service	463
Customer OTP Memory	406
Customer Support	463
Cyclic Redundancy Check. See CRC.	

D

Data Memory Space	59
Extended Data Space (EDS)	72
Memory Map	59
Near Data Space	60
Organization, Alignment	60
SFR Space	60
Implemented Regions	60
Map, 0000h Block	61
Map, 0100h Block	62
Map, 0200h Block	63
Map, 0300h Block	65
Map, 0400h Block	67
Map, 0500h Block	69
Map, 0600h Block	70
Map, 0700h Block	71
Software Stack	75

DC Characteristics	
Comparator Specifications	428
Comparator Voltage Reference Specifications	428
CTMU Current Source	428
Δ Current (BOR, WDT, HLVD, RTCC)	424
High/Low-Voltage Detect	427
I/O Pin Input Specifications	425
I/O Pin Output Specifications	426
Idle Current (IIDLE)	422
Internal Voltage Regulator Specifications	427
Operating Current (IDD)	422
Power-Down Current (IPD)	423
	426
The second	421
Thermal Operating Conditions	420
Development Support	420 407
Development Support	407
100 and 121-Pin Devices	24
64-Pin Devices	. 24 23
Device ID	. 20
Bit Field Descriptions	402
Registers	402
Direct Memory Access Controller, See DMA.	
DMA	
Channel Trigger Sources	. 88
Control Registers	. 84
Peripheral Module Disable (PMD) Registers	. 84
Summary of Operations	. 82
Types of Data Transfers	. 83
Typical Setup	. 84
DMA Controller	. 22
DNL	439
F	
- Electrical Characteristics	110
Absolute Maximum Ratings	410
V/F Granh (Industrial)	420
Enhanced Parallel Master Port (EPMP)	299
Enhanced Parallel Master Port See EPMP	_00
EPMP	
Key Features	299
Package Variations	299
Pin Descriptions	300
PMDIN1, PMDIN2 Registers	299
PMDOUT1, PMDOUT2 Registers	299
Equations	
16-Bit, 32-Bit CRC Polynomials	332
A/D Conversion Clock Period	365
Baud Rate Reload Calculation	249
Calculating Frequency Output	131
Calculating the PWM Period	202
Calculation for Maximum PWM Resolution	203
Estimating USB Transceiver	
Current Consumption	269
Relationship Between Device and	
SPIx Clock Speed	246
UARTx Baud Rate with BRGH = 0	257
UARTx Baud Rate with BRGH = 1	257
Errata	. 19
Extended Data Space (EDS)	299