

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	1MB (341.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj1024gb610-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin N	umber/Gri	d Locator					
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description
OCM2A	6	6	12	12	F2	F2	0	DIG	MCCP2 Outputs
OCM2B	8	8	14	14	F3	F3	0	DIG	
OCM2C	_	—	7	7	E4	E4	0	DIG	
OCM2D	_	_	8	8	E2	E2	0	DIG	
OCM2E	_	—	96	96	C3	C3	0	DIG	
OCM2F	_	_	97	97	A3	A3	0	DIG	
ОСМЗА	11	11	20	20	H1	H1	0	DIG	MCCP3 Outputs
OCM3B	12	12	21	21	H2	H2	0	DIG	
OCM3C	_	_	9	9	E1	E1	0	DIG	
OCM3D	_	_	17	17	G3	G3	0	DIG	
OCM3E	_	_	79	79	A9	A9	0	DIG	
OCM3F	_	_	80	80	D8	D8	0	DIG	
OSCI	39	39	63	63	F9	F9	I	ANA/ ST	Main Oscillator Input Connection
OSCO	40	40	64	64	F11	F11	0	ANA	Main Oscillator Output Connection
PGEC1	15	15	24	24	K1	K1	I	ST	ICSP™ Programming Clock
PGEC2	17	17	26	26	L1	L1	Ι	ST	
PGEC3	11	11	20	20	H1	H1	I	ST	
PGED1	16	16	25	25	K2	K2	I/O	DIG/ST	ICSP Programming Data
PGED2	18	18	27	27	J3	J3	I/O	DIG/ST	
PGED3	12	12	21	21	H2	H2	I/O	DIG/ST	
PMA0/ PMALL	30	30	44	44	L8	L8	I/O	DIG/ ST/TTL	Parallel Master Port Address<0>/ Address Latch Low
PMA1/ PMALH	29	29	43	43	K7	K7	I/O	DIG/ ST/TTL	Parallel Master Port Address<1>/ Address Latch High
PMA14/ PMCS1	45	45	71	71	C11	C11	I/O	DIG/ ST/TTL	Parallel Master Port Address<14>/ Slave Chip Select/Chip Select 1 Strobe
PMA15/ PMCS2	44	44	70	70	D11	D11	I/O	DIG/ ST/TTL	Parallel Master Port Address<15>/ Chip Select 2 Strobe
PMA6	16	16	29	29	K3	K3	0	DIG	Parallel Master Port Address
PMA7	22	22	28	28	L2	L2	0	DIG	

TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output ST = Schmitt Trigger input buffer $I^2C = I^2C/SMBus$ input buffer

XCVR = Dedicated Transceiver

		Pin N	umber/Gri	d Locator					
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	n "O	Input Buffer	Description
PMD0	60	60	93	93	A4	A4	I/O	DIG/ ST/TTL	Parallel Master Port Data (Demultiplexed Master mode) or
PMD1	61	61	94	94	B4	B4	I/O	DIG/ ST/TTL	Address/Data (Multiplexed Master modes)
PMD2	62	62	98	98	B3	B3	I/O	DIG/ ST/TTL	
PMD3	63	63	99	99	A2	A2	I/O	DIG/ ST/TTL	
PMD4	64	64	100	100	A1	A1	I/O	DIG/ ST/TTL	
PMD5	1	1	3	3	D3	D3	I/O	DIG/ ST/TTL	
PMD6	2	2	4	4	C1	C1	I/O	DIG/ ST/TTL	
PMD7	3	3	5	5	D2	D2	I/O	DIG/ ST/TTL	
PMD8	_	_	90	90	A5	A5	I/O	DIG/ ST/TTL	
PMD9	—	_	89	89	E6	E6	I/O	DIG/ ST/TTL	
PMD10	—	_	88	88	A6	A6	I/O	DIG/ ST/TTL	
PMD11	—	—	87	87	B6	B6	I/O	DIG/ ST/TTL	
PMD12	—	—	79	79	A9	A9	I/O	DIG/ ST/TTL	
PMD13	—	_	80	80	D8	D8	I/O	DIG/ ST/TTL	
PMD14	_	_	83	83	D7	D7	I/O	DIG/ ST/TTL	
PMD15	—	—	84	84	C7	C7	I/O	DIG/ ST/TTL	
PMRD/ PMWR	53	53	82	82	B8	B8	I/O	DIG/ ST/TTL	Parallel Master Port Read Strobe/Write Strobe
PMWR/ PMENB	52	52	81	81	C8	C8	I/O	DIG/ ST/TTL	Parallel Master Port Write Strobe/Enable Strobe
PWRGT	21	21	32	32	K4	K4	0	DIG	Real-Time Clock Power Control Output
PWRLCLK	48	48	74	74	B11	B11	I	ST	Real-Time Clock 50/60 Hz Clock Input

TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output

ST = Schmitt Trigger input buffer $I^2C = I^2C/SMBus$ input buffer

XCVR = Dedicated Transceiver

File Name	Address	All Resets	File Name	Address	All Resets			
SPI (CONTINUED))		CONFIGURABLE LC	CONFIGURABLE LOGIC CELL (CLC) (CONTINUED)				
SPI1BUFL	0400	0000	CLC3CONL	047C	0000			
SPI1BUFH	0402	0000	CLC3CONH	047E	0000			
SPI1BRGL	0404	xxxx	CLC3SELL	0480	0000			
SPI1IMSK1	0408	0000	CLC3GLSL	0484	0000			
SPI1IMSK2	040A	0000	CLC3GLSH	0486	0000			
SPI1URDTL	040C	0000	CLC4CONL	0488	0000			
SPI1URDTH	040E	0000	CLC4CONH	048A	0000			
SPI2CON1	0410	0x00	CLC4SELL	048C	0000			
SPI2CON2	0412	0000	CLC4GLSL	0490	0000			
SPI2CON3	0414	0000	CLC4GLSH	0492	0000			
SPI2STATL	0418	0028	l ² C					
SPI2STATH	041A	0000	I2C1RCV	0494	0000			
SPI2BUFL	041C	0000	I2C1TRN	0496	00FF			
SPI2BUFH	041E	0000	I2C1BRG	0498	0000			
SPI2BRGL	0420	xxxx	I2C1CON1	049A	1000			
SPI2IMSK1	0424	0000	I2C1CON2	049C	0000			
SPI2IMSK2	0426	0000	I2C1STAT	049E	0000			
SPI2URDTL	0428	0000	I2C1ADD	04A0	0000			
SPI2URDTH	042A	0000	I2C1MSK	04A2	0000			
SPI3CON1	042C	0x00	I2C2RCV	04A4	0000			
SPI3CON2	042E	0000	I2C2TRN	04A6	00FF			
SPI3CON3	0430	0000	I2C2BRG	04A8	0000			
SPI3STATL	0434	0028	I2C2CON1	04AA	1000			
SPI3STATH	0436	0000	I2C2CON2	04AC	0000			
SPI3BUFL	0438	0000	I2C2STAT	04AE	0000			
SPI3BUFH	043A	0000	I2C2ADD	04B0	0000			
SPI3BRGL	043C	xxxx	I2C2MSK	04B2	0000			
SPI3IMSK1	0440	0000	I2C3RCV	04B4	0000			
SPI3IMSK2	0442	0000	I2C3TRN	04B6	00FF			
SPI3URDTL	0444	0000	I2C3BRG	04B8	0000			
SPI3URDTH	0446	0000	I2C3CON1	04BA	1000			
CONFIGURABLE	LOGIC CELL (CLC)		I2C3CON2	04BC	0000			
CLC1CONL	0464	0000	I2C3STAT	04BE	0000			
CLC1CONH	0466	0000	I2C3ADD	04C0	0000			
CLC1SELL	0468	0000	I2C3MSK	04C2	0000			
CLC1GLSL	046C	0000	DMA					
CLC1GLSH	046E	0000	DMACON	04C4	0000			
CLC2CONL	0470	0000	DMABUF	04C6	0000			
CLC2CONH	0472	0000	DMAL	04C8	0000			
CLC2SELL	0474	0000	DMAH	04CA	0000			
CLC2GLSL	0478	0000	DMACH0	04CC	0000			
CLC2GLSH	047A	0000	DMAINT0	04CE	0000			

TABLE 4-8:SFR MAP: 0400h BLOCK

Legend: — = unimplemented, read as '0'; x = undefined. Reset values are shown in hexadecimal.

REGISTER	10-1: PMD1	I: PERIPHER		E DISABLE RE	EGISTER 1		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	_	_	_
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	0-0	0-0	ADC1MD
bit 7	OZIVID	OTMD					bit
Legend:							
R = Readabl		W = Writable		U = Unimplem			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unl	known
bit 15	T5MD: Timer	5 Module Disa	ole bit				
	1 = Module is						
bit 14	-	ower and cloc 4 Module Disa	k sources are e	enabled			
DIL 14	1 = Module is						
			k sources are e	enabled			
bit 13	T3MD: Timer	3 Module Disa	ole bit				
	1 = Module is						
			k sources are e	enabled			
bit 12	-	2 Module Disa	ole bit				
	1 = Module is 0 = Module p		k sources are e	enabled			
bit 11	-	1 Module Disa					
	1 = Module is	s disabled					
	0 = Module p	ower and cloc	k sources are e	enabled			
bit 10-8	-	ted: Read as '					
bit 7		1 Module Disa	ole bit				
	1 = Module is 0 = Module r		k sources are e	enabled			
bit 6	-	2 Module Disa					
	1 = Module is						
			k sources are e	enabled			
bit 5		1 Module Disa	ble bit				
	1 = Module is			anablad			
bit 4		2 Module Disa	k sources are e	enableu			
DIL 4	1 = Module is						
			k sources are e	enabled			
bit 3	SPI1MD: SPI	1 Module Disa	ble bit				
	1 = Module is			anablad			
bit 2-1			k sources are e	Enduleu			
bit 2-1	-	ted: Read as ' D Converter M	∪ odule Disable l	hit			
	1 = Module is			UIL			

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE REGISTER 1

11.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-12 through Register 11-35). Each register contains one or two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

TABLE TT-3. SELECTABLE INFOT SOUNCES (WAFS INFOT TO TONCTION).	TABLE 11-3 :	SELECTABLE INPUT SOURCES	(MAPS INPUT TO FUNCTION) ⁽¹⁾
--	---------------------	--------------------------	---

Input Name	Function Name	Register	Function Mapping Bits
Output Compare Trigger 1	OCTRIG1	RPINR0<5:0>	OCTRIG1R<5:0>
External Interrupt 1	INT1	RPINR0<13:8>	INT1R<5:0>
External Interrupt 2	INT2	RPINR1<5:0>	INT2R<5:0>
External Interrupt 3	INT3	RPINR1<13:8>	INT3R<5:0>
External Interrupt 4	INT4	RPINR2<5:0>	INT4R<5:0>
Output Compare Trigger 2	OCTRIG2	RPINR2<13:8>	OCTRIG2R<5:0>
Timer2 External Clock	T2CK	RPINR3<5:0>	T2CKR<5:0>
Timer3 External Clock	T3CK	RPINR3<13:8>	T3CKR<5:0>
Timer4 External Clock	T4CK	RPINR4<5:0>	T4CKR<5:0>
Timer5 External Clock	T5CK	RPINR4<13:8>	T5CKR<5:0>
Input Capture 1	IC1	RPINR7<5:0>	IC1R<5:0>
Input Capture 2	IC2	RPINR7<13:8>	IC2R<5:0>
Input Capture 3	IC3	RPINR8<5:0>	IC3R<5:0>
Output Compare Fault A	OCFA	RPINR11<5:0>	OCFAR<5:0>
Output Compare Fault B	OCFB	RPINR11<13:8>	OCFBR<5:0>
CCP Clock Input A	TCKIA	RPINR12<5:0>	TCKIAR<5:0>
CCP Clock Input B	TCKIB	RPINR12<13:8>	TCKIBR<5:0>
UART3 Receive	U3RX	RPINR17<13:8>	U3RXR<5:0>
UART1 Receive	U1RX	RPINR18<5:0>	U1RXR<5:0>
UART1 Clear-to-Send	U1CTS	RPINR18<13:8>	U1CTSR<5:0>
UART2 Receive	U2RX	RPINR19<5:0>	U2RXR<5:0>
UART2 Clear-to-Send	U2CTS	RPINR19<13:8>	U2CTSR<5:0>
SPI1 Data Input	SDI1	RPINR20<5:0>	SDI1R<5:0>
SPI1 Clock Input	SCK1IN	RPINR20<13:8>	SCK1R<5:0>
SPI1 Slave Select Input	SS1IN	RPINR21<5:0>	SS1R<5:0>
UART3 Clear-to-Send	U3CTS	RPINR21<13:8>	U3CTSR<5:0>
SPI2 Data Input	SDI2	RPINR22<5:0>	SDI2R<5:0>
SPI2 Clock Input	SCK2IN	RPINR22<13:8>	SCK2R<5:0>
SPI2 Slave Select Input	SS2IN	RPINR23<5:0>	SS2R<5:0>
Generic Timer External Clock	TxCK	RPINR23<13:8>	TXCKR<5:0>
CLC Input A	CLCINA	RPINR25<5:0>	CLCINAR<5:0>
CLC Input B	CLCINB	RPINR25<13:8>	CLCINBR<5:0>
UART4 Receive	U4RX	RPINR27<5:0>	U4RXR<5:0>
UART4 Clear-to-Send	U4CTS	RPINR27<13:8>	U4CTSR<5:0>
SPI3 Data Input	SDI3	RPINR28<5:0>	SDI3R<5:0>
SPI3 Clock Input	SCK3IN	RPINR28<13:8>	SCK3R<5:0>
SPI3 Slave Select Input	SS3IN	RPINR29<5:0>	SS3R<5:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger (ST) input buffers.

11.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control Peripheral Pin Selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to '000000', all Peripheral Pin Select inputs are tied to Vss, and all Peripheral Pin Select outputs are disconnected.

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing-critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in 'C', or another high-level language, the unlock sequence should be performed by writing in-line assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn/RPIn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pinselectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use. Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled as if it were tied to a fixed pin. Where this happens in the application code (immediately following a device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on a device Reset, it must be explicitly reconfigured as a digital I/O when used with a Peripheral Pin Select.

Example 11-4 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 11-4: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

//	Unlock Regi	sters		
asm	volatile	("MOV	#OSCCON, w1	\n"
		"MOV	#0x46, w2	\n"
		"MOV	#0x57, w3	\n"
		"MOV.b	w2, [w1]	\n"
		"MOV.b	w3, [w1]	\n"
		"BCLR	OSCCON, #6")	;
//	or use XC16	built-:	in macro:	
//	builtin_w	rite_0S0	CCONL(OSCCON &	0xbf);
//	Configure I	nput Fui	nctions (Table 1	11-3)
	// Assign U			
	RPINR18bits	.U1RXR =	= 0;	
	// Assign U	1CTS To	Pin RP1	
	RPINR18bits	.U1CTSR	= 1;	
//	Configure O	utput Fi	unctions (Table	11-4)
	// Assign U	1TX To I	Pin RP2	
	RPOR1bits.R	P2R = 3	;	
	// Assign U	1RTS To	Pin RP3	
	RPOR1bits.R	P3R = 4	;	
//	Lock Regist	ers		
asm	volatile	("MOV	#OSCCON, w1	\n"
			#0x46, w2	
		"MOV	#0x57, w3	\n"
			w2, [w1]	\n"
		"MOV.b	w3, [w1]	\n"
		"BSET	OSCCON, #6")	;
//	or use XC16	built-:	in macro:	
//	builtin_w	rite_OS	CCONL(OSCCON	0x40);

13.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS39704), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two Independent 16-Bit Timers with All 16-Bit Operating modes (except Asynchronous Counter mode)
- · Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period Register Match
- A/D Event Trigger (only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the A/D Event Trigger. This Trigger is implemented only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1; T3CON and T5CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer5 are the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags. To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 or T45 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TyCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word (msw) of the value, while PR2 (or PR4) contains the least significant word (lsw).
- 5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR<3:2> (or TMR<5:4>). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON (TxCON<15> = 1) bit.

14.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, Modules 1 and 2 are paired, as are Modules 3 and 4, and so on.) The odd numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs and the even numbered module (ICy) provides the Most Significant 16 bits. Wrap-arounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

14.2 Capture Operations

The input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx or all transitions on ICx. Captures can be configured to occur on all rising edges or just some (every 4th or 16th). Interrupts can be independently configured to generate on each event or a subset of events.

To set up the module for capture operations:

- 1. Configure the ICx input for one of the available Peripheral Pin Select pins.
- 2. If Synchronous mode is to be used, disable the Sync source before proceeding.
- 3. Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- 4. Set the SYNCSELx bits (ICxCON2<4:0>) to the desired Sync/Trigger source.
- 5. Set the ICTSELx bits (ICxCON1<12:10>) for the desired clock source.
- 6. Set the ICIx bits (ICxCON1<6:5>) to the desired interrupt frequency.
- 7. Select Synchronous or Trigger mode operation:
 - a) Check that the SYNCSELx bits are not set to '00000'.
 - b) For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
 - c) For Trigger mode, set ICTRIG and clear the TRIGSTAT bit (ICxCON2<6>).
- 8. Set the ICMx bits (ICxCON1<2:0>) to the desired operational mode.
- 9. Enable the selected Sync/Trigger source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- Set the IC32 bits for both modules (ICyCON2<8> and ICxCON2<8>), enabling the even numbered module first. This ensures the modules will start functioning in unison.
- 2. Set the ICTSELx and SYNCSELx bits for both modules to select the same Sync/Trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSELx and SYNCSELx bits settings.
- Clear the ICTRIG bit of the even module (ICyCON2<7>). This forces the module to run in Synchronous mode with the odd module, regardless of its Trigger setting.
- 4. Use the odd module's ICIx bits (ICxCON1<6:5>) to set the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
- **Note:** For Synchronous mode operation, enable the Sync source as the last step. Both input capture modules are held in Reset until the Sync source is enabled.
- Use the ICMx bits of the odd module (ICxCON1<2:0>) to set the desired Capture mode.

The module is ready to capture events when the time base and the Sync/Trigger source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (performed automatically by hardware).

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2


U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	—	—	—	—	—	—	IC32
bit 15							bit 8

R/W-0	R/W-0, HS	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG	TRIGSTAT	—	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9	Unimplemented: Read as '0'
bit 8	IC32: Cascade Two Input Capture Modules Enable bit (32-bit operation)
	 1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) 0 = ICx functions independently as a 16-bit module
bit 7	ICTRIG: Input Capture x Sync/Trigger Select bit
	 1 = Triggers ICx from the source designated by the SYNCSELx bits 0 = Synchronizes ICx with the source designated by the SYNCSELx bits
bit 6	TRIGSTAT: Timer Trigger Status bit
	 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear
bit 5	Unimplemented: Read as '0'

- **Note 1:** Use these inputs as Trigger sources only and never as Sync sources.
 - 2: Never use an Input Capture x module as its own Trigger source by selecting this mode.



REGISTER 16-7:	CCPxSTATL: CCPx STATUS REGISTER LOW	

U-0	U-0	U-0	U-0	U-0	W-0	U-0	U-0
_				_	ICGARM		_
bit 15							bit 8
	14/4 0	14/4 0	D /0.0	D (0, 0	D /0.0	D /0.0	D /0.0
R-0	W1-0	W1-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
CCPTRIG	TRSET	TRCLR	ASEVT	SCEVT	ICDIS	ICOV	ICBNE
bit 7							bit
Legend:		C = Clearable	e bit	W = Writable	bit		
R = Readab	le bit	W1 = Write '1	' Only bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	It POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-11	Unimplemer	nted: Read as '	0'				
bit 10		put Capture Ga					
		' to this location = 01 or 10; real		nput Capture	x module for a	one-shot gatin	ig event whe
bit 9-8	Unimplemer	nted: Read as '	0'				
bit 7	CCPTRIG: C	CPx Trigger St	atus bit				
		as been triggere		0			
		as not been trig	-	eld in Reset			
bit 6		Px Trigger Set F	-				(- 1)
L:1 F				when TRIGEN	I = 1 (location al	ways reads as	·0 [·]).
bit 5		Px Trigger Clea	•	Triggor whon ⁻		ation alwaya r	
bit 4		Px Auto-Shutdo			TRIGEN = 1 (loc	alion always r	eaus as 0).
DIL 4					n the shutdown s		
		utputs operate r				hate	
bit 3	SCEVT: Sing	gle Edge Compa	are Event Statu	s bit			
	0	edge compare					
	-	edge compare		occurred			
bit 2	-	Capture x Disa					
		ו Input Capture ו Input Capture	• • •	•	ate a capture eve	ent	
bit 1		Capture x Buffe		-	event		
		ut Capture x FIF					
		ut Capture x FIF					
bit 0	ICBNE: Inpu	t Capture x Buf	fer Status bit				
bit o	1 = Input Ca	apture x buffer l apture x buffer i	has data availa	ble			

R/W-0	U-0	R/W-0, HC	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL ⁽¹⁾	STRICT	A10M	DISSLW	SMEN
bit 15							bit 8
		DAMA					
R/W-0		R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN bit 7	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
							bit 0
Legend:		HC = Hardwa	re Clearable bi	t			
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	12CEN: 12Cx	Enable bit (writ	able from softw	are only)			
		he I2Cx module					S
L:L 4 4		the I2Cx modul	•	are controlled b	by port functions	6	
bit 14	-	ited: Read as '					
bit 13		x Stop in Idle M		ovico ontore Id	lo modo		
		s module opera			ie mode		
bit 12		Lx Release Co)(1)		
	Module reset	s and (I2CEN =	0) sets SCLRI	EL = 1.	,		
	If STREN = 0	_					
	1 = Releases		stratab)				
	If STREN = 1	ock low (clock s	sireich)				
	1 = Releases						
	0 = Holds clo	ck low (clock st	retch); user ma	y program this	bit to '0', clock	stretch at next	SCLx low
bit 11		x Strict Reserve					
		erved addressi Mode: The dev					esos fallina ir
		gory are NACK			veu audress sp		sses iailing ii
	In Maste	r Mode: The de	vice is allowed		dresses with re	eserved addres	s space.
		d addressing w			falling in the re		anaaa Whan
		Mode: The devi a match with an					
		r Mode: Reserv	-	,	·		
bit 10	A10M: 10-Bit	Slave Address	Flag bit				
		is a 10-bit slav					
hit O		is a 7-bit slave					
bit 9		w Rate Control control is disat		rd Sneed mode	a (100 kHz also	disabled for 1	MHz mode)
		control is enab					
bit 8	SMEN: SMB	us Input Levels	Enable bit		-		
		nput logic so th SMBus-specific		ompliant with th	ne SMBus spec	fication	
Note 1:	Automatically cle of slave receptior setting the SCLR as specified in Se	n. The user soft EL bit. This dela	ware must prov ay must be grea	vide a delay be ater than the m	tween writing to	o the transmit b	ouffer and

REGISTER 18-1: I2CxCONL: I2Cx CONTROL REGISTER LOW

2: Automatically cleared to '0' at the beginning of slave transmission.

19.1 UARTx Baud Rate Generator (BRG)

The UARTx module includes a dedicated, 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 19-1 shows the formula for computation of the baud rate when BRGH = 0.

EQUATION 19-1: UARTx BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate =
$$\frac{FCY}{16 \cdot (UxBRG + 1)}$$

 $UxBRG = \frac{FCY}{16 \cdot Baud Rate} - 1$
Note 1: FCY denotes the instruction cycle
clock frequency (FOSC/2).
2: Based on FCY = FOSC/2; Doze mode
and PLL are disabled.

Example 19-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is FCY/16 (for UxBRG = 0) and the minimum baud rate possible is FCY/(16 * 65536).

Equation 19-2 shows the formula for computation of the baud rate when BRGH = 1.

EQUATION 19-2: UARTX BAUD RATE WITH BRGH = $1^{(1,2)}$

Baud Rate =
$$\frac{FCY}{4 \cdot (UxBRG + 1)}$$

UxBRG = $\frac{FCY}{4 \cdot Baud Rate} - 1$

- **Note 1:** FCY denotes the instruction cycle clock frequency.
 - 2: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 19-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

Desired Baud Rate = FCY/(16 (UxBRG + 1))Solving for UxBRG Value: **UxBRG** = ((FCY/Desired Baud Rate)/16) - 1**UxBRG** = ((400000/9600)/16) - 1UxBRG = 25 Calculated Baud Rate = 4000000/(16(25+1))= 9615 Error = (Calculated Baud Rate – Desired Baud Rate) Desired Baud Rate = (9615 - 9600)/9600 = 0.16%Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

REGISTER 20-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/K-0, HS |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| STALLIF | ATTACHIF | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | DETACHIF |
| bit 7 | | | | | | | bit 0 |

Legend:	U = Unimplemented bit, read	d as '0'	
R = Readable bit	K = Write '1' to Clear bit	HS = Hardware Settable bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	 1 = A STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode 0 = A STALL handshake has not been sent
bit 6	ATTACHIF: Peripheral Attach Interrupt bit
bito	 1 = A peripheral attachment has been detected by the module; it is set if the bus state is not SE0 and there has been no bus activity for 2.5 μs 0 = No peripheral attachment has been detected
bit 5	RESUMEIF: Resume Interrupt bit
	 1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed) 0 = No K-state is observed
bit 4	IDLEIF: Idle Detect Interrupt bit
• • •	 1 = Idle condition is detected (constant Idle state of 3 ms or more) 0 = No Idle condition is detected
bit 3	TRNIF: Token Processing Complete Interrupt bit
	 1 = Processing of the current token is complete; read the U1STAT register for endpoint information 0 = Processing of the current token is not complete; clear the U1STAT register or load the next token from U1STAT
bit 2	SOFIF: Start-of-Frame Token Interrupt bit
	 1 = A Start-of-Frame token is received by the peripheral or the Start-of-Frame threshold is reached by the host 0 = No Start-of-Frame token is received or threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit
	 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit 0 = No unmasked error condition has occurred
bit 0	DETACHIF: Detach Interrupt bit
	 1 = A peripheral detachment has been detected by the module; Reset state must be cleared before this bit can be re-asserted
	0 = No peripheral detachment is detected. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the
	entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause

all set bits, at the moment of the write, to become cleared.

REGISTER	21-7: PMCS	SxMD: EPMP	CHIP SELE	CT x MODE F	REGISTER		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	—	—	—
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITM0	DWAITE1	DWAITE0
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15-14	11 = Reserve 10 = PMACK 01 = PMACK	x is used to det x is used to det TM<3:0> = 00	ermine when a ermine when a	a read/write ope a read/write ope	eration is comp eration is comp 255 Tcy or else	lete with time-c	
bit 13-11	AMWAIT<2:0 111 = Wait of 001 = Wait of		aster cycles ster cycles	ster Wait State	s bits		
bit 10-8	Unimplement	ted: Read as ')'				
bit 7-6	DWAITB<1:0	>: Chip Select	x Data Setup E	Before Read/Wi	rite Strobe Wait	States bits	
	11 = Wait of 3 10 = Wait of 2 01 = Wait of 1 00 = Wait of 1	2¼ TCY 1¼ TCY					
bit 5-2	DWAITM<3:0	>: Chip Select	x Data Read/V	Vrite Strobe Wa	it States bits		
	For Write Ope						
	0001 = Wait o 0000 = Wait o For Read Ope 1111 = Wait o	of ½ TCY erations:					
	0001 = Wait c	of 1¾ Tcy					
bit 1-0	DWAITE<1:0:	-: Chip Select	x Data Hold Af	ter Read/Write	Strobe Wait Sta	ates bits	
	For Write Ope 11 = Wait of 3 10 = Wait of 2 01 = Wait of 1 00 = Wait of 1 For Read Ope 11 = Wait of 3 10 = Wait of 2 01 = Wait of 1 00 = Wait of 1	814 TCY 214 TCY 114 TCY 4 TCY erations: 8 TCY 2 TCY 1 TCY					

25.2 Extended DMA Operations

In addition to the standard features available on all 12-bit A/D Converters, PIC24FJ1024GA610/GB610 family devices implement a limited extension of DMA functionality. This extension adds features that work with the device's DMA Controller to expand the A/D module's data storage abilities beyond the module's built-in buffer.

The Extended DMA functionality is controlled by the DMAEN bit (AD1CON1<11>); setting this bit enables the functionality. The DMABM bit (AD1CON1<12>) configures how the DMA feature operates.

25.2.1 EXTENDED BUFFER MODE

Extended Buffer mode (DMABM = 1) maps the A/D Data Buffer registers and data from all channels above 26 into a user-specified area of data RAM. This allows users to read the conversion results of channels above 26, which do not have their own memory-mapped A/D buffer locations, from data memory.

To accomplish this, the DMA must be configured in Peripheral Indirect Addressing mode and the DMA destination address must point to the beginning of the buffer. The DMA count must be set to generate an interrupt after the desired number of conversions.

In Extended Buffer mode, the A/D control bits will function similarly to non-DMA modes. The BUFREGEN bit will still select between FIFO mode and Channel-Aligned mode, but the number of words in the destination FIFO will be determined by the SMPI<4:0> bits in DMA mode. In FIFO mode, the BUFM bit will still split the output FIFO into two sets of 13 results (the SMPIx bits should be set accordingly), and the BUFS bit will still indicate which set of results is being written to and which can be read.

25.2.2 PIA MODE

When DMABM = 0, the A/D module is configured to function with the DMA Controller for Peripheral Indirect Addressing (PIA) mode operations. In this mode, the A/D module generates an 11-bit Indirect Address (IA). This is ORed with the destination address in the DMA Controller to define where the A/D conversion data will be stored.

In PIA mode, the buffer space is created as a series of contiguous smaller buffers, one per analog channel. The size of the channel buffer determines how many analog channels can be accommodated. The size of the buffer is selected by the DMABL<2:0> bits (AD1CON4<2:0>). The size options range from a single word per buffer to 128 words. Each channel is allocated a buffer of this size, regardless of whether or not the channel will actually have conversion data.

The IA is created by combining the base address within a channel buffer with three to five bits (depending on the buffer size) to identify the channel. The base address ranges from zero to seven bits wide, depending on the buffer size. The address is right-padded with a '0' in order to maintain address alignment in the Data Space. The concatenated channel and base address bits are then left-padded with zeros, as necessary, to complete the 11-bit IA.

The IA is configured to auto-increment which channel is written in each analog input's sub-buffer during write operations by using the SMPIx bits (AD1CON2<6:2>).

As with PIA operations for any DMA-enabled module, the base destination address in the DMADSTn register must be masked properly to accommodate the IA. Table 25-1 shows how complete addresses are formed. Note that the address masking varies for each buffer size option. Because of masking requirements, some address ranges may not be available for certain buffer sizes. Users should verify that the DMA base address is compatible with the buffer size selected.

Figure 25-2 shows how the parts of the address define the buffer locations in data memory. In this case, the module "allocates" 256 bytes of data RAM (1000h to 1100h) for 32 buffers of four words each. However, this is not a hard allocation and nothing prevents these locations from being used for other purposes. For example, in the current case, if Analog Channels 1, 3 and 8 are being sampled and converted, conversion data will only be written to the channel buffers, starting at 1008h, 1018h and 1040h. The holes in the PIA buffer space can be used for any other purpose. It is the user's responsibility to keep track of buffer locations and prevent data overwrites.

28.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Charge Time Measurement Unit, refer to the "dsPIC33/PIC24 Family Reference Manual", "Charge Time Measurement Unit (CTMU) and CTMU Operation with Threshold Detect" (DS30009743), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides charge measurement, accurate differential time measurement between pulse sources and asynchronous pulse generation. Its key features include:

- Thirteen External Edge Input Trigger Sources
- Polarity Control for Each Edge Source
- Control of Edge Sequence
- Control of Response to Edge Levels or Edge
 Transitions
- · Time measurement resolution of one nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based touch sensors.

The CTMU is controlled through three registers: CTMUCON1L, CTMUCON1H and CTMUCON2L. CTMUCON1L enables the module, controls the mode of operation of the CTMU, controls edge sequencing, selects the current range of the current source and trims the current. CTMUCON1H controls edge source selection and edge source polarity selection. The CTMUCON2L register selects the current discharge source.

28.1 Measuring Capacitance

The CTMU module measures capacitance by generating an output pulse, with a width equal to the time between edge events, on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and up to 13 external pins (CTED1 through CTED13). This pulse is used with the module's precision current source to calculate capacitance according to the relationship:

EQUATION 28-1:

$$I = C \bullet \frac{dV}{dT}$$

For capacitance measurements, the A/D Converter samples an external Capacitor (CAPP) on one of its input channels, after the CTMU output's pulse. A Precision Resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 28-1 illustrates the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the *"dsPIC33/PIC24 Family Reference Manual"*, **"Charge Time Measurement Unit (CTMU) and CTMU Operation with Threshold Detect"** (DS30009743).

DC CHARAC	DC CHARACTERISTICS					o 3.6V (unless otherwise stated) 85°C for Industrial
Parameter No.	Typical ⁽¹⁾	Max	Units	Operating Temperature	Vdd	Conditions
Incremental (Current Brow	/n-out Rese	t (∆BOR) ⁽²⁾			
DC25	3	5	μA	-40°C to +85°C	2.0V	ABOR ⁽²⁾
	4	5	μA	-40°C to +85°C	3.3V	
Incremental (Current Wato	hdog Timer	(∆WDT) ⁽²⁾			
DC71	0.22	1	μA	-40°C to +85°C	2.0V	
	0.3	1	μA	-40°C to +85°C	3.3V	
Incremental (Current High	/Low-Voltag	e Detect (Al	HLVD) ⁽²⁾		
DC75	1.3	5	μA	-40°C to +85°C	2.0V	
	1.9	5	μA	-40°C to +85°C	3.3V	
Incremental (Current Real	Time Clock	and Calence	lar (∆RTCC) ⁽²⁾		
DC77	1.1	2	μA	-40°C to +85°C	2.0V	△RTCC (with SOSC enabled in
	1.2	2.2	μA	-40°C to +85°C	3.3V	Low-Power mode) ⁽²⁾
DC77A	0.35	1	μA	-40°C to +85°C	2.0V	△RTCC (with LPRC enabled) ⁽²⁾
	0.45	1	μA	-40°C to +85°C	3.3V	

TABLE 33-7:DC CHARACTERISTICS: \triangle CURRENT (BOR, WDT, HLVD, RTCC)⁽³⁾

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Incremental current while the module is enabled and running.

3: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. The current includes the selected clock source enabled for WDT and RTCC.

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

DETAIL 1

	Units	Ν	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Leads	N		64	
Lead Pitch	е		0.50 BSC	
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ø	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085C Sheet 2 of 2

INTTREG (Interrupt Control and Status)114
IOCFx (Interrupt-on-Change Flag x)158
IOCNx (Interrupt-on-Change Negative Edge x) 157
IOCPx (Interrupt-on-Change Positive Edge x)
IOCSTAT (Interrupt-on-Change Status) 156
NVMCON (Flash Memory Control)91
OCxCON1 (Output Compare x Control 1)
OCxCON2 (Output Compare x Control 2)
OSCCON (Oscillator Control) 118
OSCDIV (Oscillator Divisor) 124
OSCFDIV (Oscillator Fractional Divisor)
OSCTUN (FRC Oscillator Tune)121
PADCON (Pad Configuration Control)
PADCON (Port Configuration)155
PMCON1 (EPMP Control 1)
PMCON2 (EPMP Control 2) 302
PMCON3 (EPMP Control 3)
PMCON4 (EPMP Control 4)
PMCSxBS (EPMP Chip Select x Base Address) 306
PMCSxCF (EPMP Chip Select x Configuration) 305
PMCSxMD (EPMP Chip Select x Mode)
PMD1 (Peripheral Module Disable 1)141
PMD2 (Peripheral Module Disable 2) 142
PMD3 (Peripheral Module Disable 3)143
PMD4 (Peripheral Module Disable 4)
PMD5 (Peripheral Module Disable 5) 145
PMD6 (Peripheral Module Disable 6) 146
PMD7 (Peripheral Module Disable 7) 146
PMD8 (Peripheral Module Disable 8) 147
PMSTAT (EPMP Status, Slave Mode)
RCON (Reset Control)
REFOCONH (Reference Oscillator Control High) 134
REFOCONL (Reference Oscillator Control Low) 133
REFOTRIML (Reference Oscillator Trim Low)
RPINR0 (Peripheral Pin Select Input 0)164
RPINR1 (Peripheral Pin Select Input 1)164
RPINR11 (Peripheral Pin Select Input 11)168
RPINR12 (Peripheral Pin Select Input 12)
RPINR14 (Peripheral Pin Select Input 14)169
RPINR15 (Peripheral Pin Select Input 15) 170
RPINR17 (Peripheral Pin Select Input 17)170
RPINR18 (Peripheral Pin Select Input 18)171
RPINR19 (Peripheral Pin Select Input 19)171
RPINR2 (Peripheral Pin Select Input 2) 165
RPINR20 (Peripheral Pin Select Input 20) 172
RPINR21 (Peripheral Pin Select Input 21)
RPINR22 (Peripheral Pin Select Input 22) 173
RPINR23 (Peripheral Pin Select Input 23)173
RPINR25 (Peripheral Pin Select Input 25) 174
RPINR27 (Peripheral Pin Select Input 27)
RPINR28 (Peripheral Pin Select Input 28) 175
RPINR29 (Peripheral Pin Select Input 29) 175
RPINR3 (Peripheral Pin Select Input 3)
RPINR4 (Peripheral Pin Select Input 4)166
RPINR5 (Peripheral Pin Select Input 5)
RPINR6 (Peripheral Pin Select Input 6)167
RPINR7 (Peripheral Pin Select Input 7)
RPINR8 (Peripheral Pin Select Input 8)168
RPOR0 (Peripheral Pin Select Output 0) 176
RPOR1 (Peripheral Pin Select Output 1) 176
RPOR1 (Peripheral Pin Select Output 1)
RPOR10 (Peripheral Pin Select Output 10)181
RPOR10 (Peripheral Pin Select Output 10)
RPOR10 (Peripheral Pin Select Output 10)181 RPOR11 (Peripheral Pin Select Output 11)181 RPOR12 (Peripheral Pin Select Output 12)182
RPOR10 (Peripheral Pin Select Output 10)
RPOR10 (Peripheral Pin Select Output 10)181 RPOR11 (Peripheral Pin Select Output 11)181 RPOR12 (Peripheral Pin Select Output 12)182

RPOR15 (Peripheral Pin Select Output 15)	183
RPOR2 (Peripheral Pin Select Output 2)	
RPOR3 (Peripheral Pin Select Output 3)	177
RPOR4 (Peripheral Pin Select Output 4)	
RPOR5 (Peripheral Pin Select Output 5)	178
RPOR6 (Peripheral Pin Select Output 6)	
RPOR7 (Peripheral Pin Select Output 7)	179
RPOR8 (Peripheral Pin Select Output 8)	
RPOR9 (Peripheral Pin Select Output 9)	180
RTCCON1H (RTCC Control 1 High)	315
RTCCON1L (RTCC Control 1 Low)	
RTCCON2H (RTCC Control 2 High)	317
RTCCON2L (RTCC Control 2 Low)	316
RTCCON3L (RTCC Control 3 Low)	318
RTCSTATL (RTCC Status Low)	
SPIxBRGL (SPIx Baud Rate Generator Low)	239
SPIxBUFH (SPIx Buffer High)	
SPIxBUFL (SPIx Buffer Low)	238
SPIxCON1H (SPIx Control 1 High)	
SPIxCON1L (SPIx Control 1 Low)	230
SPIxCON2L (SPIx Control 2 Low)	
SPIxIMSKH (SPIx Interrupt Mask High)	241
SPIxIMSKL (SPIx Interrupt Mask Low)	240
SPIxSTATH (SPIx Status High)	237
SPIxSTATL (SPIx Status Low)	235
SPIxURDTH (SPIx Underrun Data High)	
SPIxURDTL (SPIx Underrun Data Low)	242
SR (ALU STATUS)	
T1CON (Timer1 Control)	186
TIMEH (RTCC Time High)	320
	320
TIMEL (RTCC Time Low)	320
ISALIATER (RTCC TIMEstamp & Liste High)	
TSADATEH (RTCC Timestamp A Date High)	321
TSADATEH (RTCC Timestamp A Date High) TSADATEL (RTCC Timestamp A Date Low)	327
TSADATEL (RTCC Timestamp A Date Low)	326
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High)	326 325
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low)	326 325 324
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low)	326 325 324
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control)	326 325 324 190
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control)	326 325 324 190 192
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control)	326 325 324 190 192
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode)	326 325 324 190 192 280
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address)	326 325 324 190 192 280 286
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1)	326 325 324 190 192 280 288
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1)	326 325 324 190 192 280 288
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2)	326 325 324 190 192 280 286 288 288
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode)	326 325 324 190 192 280 286 288 289 284
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode)	326 325 324 190 192 280 286 288 289 284
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1CON (USB Error Interrupt Enable)	326 325 324 190 192 280 286 288 289 284 285 296
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode)	326 325 324 190 192 280 286 288 289 284 285 296
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1CON (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status)	326 325 324 190 192 280 288 288 288 289 284 285 296 295
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIPn (USB Interrupt Enable, All Modes)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Interrupt Enable, All Modes)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIPn (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294 292
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode)	326 325 324 190 192 280 288 288 288 288 289 285 296 295 297 294 292 293
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode)	326 325 324 190 192 280 288 288 288 288 289 285 296 295 297 294 292 293
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control)	326 325 324 190 192 280 288 288 288 288 289 285 296 295 297 294 292 293
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGCIE (USB OTG Interrupt Enable,	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294 292 293 281
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294 292 293 281
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGCIE (USB OTG Interrupt Enable, Host Mode)	326 325 324 190 192 280 288 288 288 289 284 285 296 295 297 294 292 293 281
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Interrupt Status,	326 325 324 190 192 280 288 288 288 289 284 295 295 297 294 292 281 291
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGCIE (USB OTG Interrupt Enable, Host Mode)	326 325 324 190 192 280 288 288 288 289 284 295 295 297 294 292 281 291
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Interrupt Status, Host Mode)	326 325 324 190 192 280 288 288 288 289 284 285 295 297 294 292 281 291 290
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Interrupt Status, Host Mode) U1PWRC (USB Power Control)	326 325 324 190 192 280 288 288 288 289 284 285 295 297 294 292 281 291 290
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IE (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Interrupt Status, Host Mode) U1PWRC (USB Power Control) U1SOF (USB OTG Start-of-Token Threshold,	326 325 324 190 192 280 286 288 289 284 295 295 297 294 292 291 291 282
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IE (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Interrupt Status, Host Mode) U1PWRC (USB Power Control) U1SOF (USB OTG Start-of-Token Threshold,	326 325 324 190 192 280 286 288 289 284 295 295 297 294 292 291 291 282
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIR (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Lost Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode)	
 TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U10TGCON (USB OTG Control) U10TGIE (USB OTG Interrupt Enable, Host Mode) U10TGIR (USB OTG Interrupt Status, Host Mode) U10TGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match) UXBRG (UARTx Baud Rate Generator) 	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match) UXMODE (UARTx Mode)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIR (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IE (USB Interrupt Enable, All Modes) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB Power Control) U1STAT (USB Status) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match) UXMODE (UARTx Mode) UXMODE (UARTx Mode) UXMODE (UARTx Receive,	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EPn (USB Endpoint n Control) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGCON (USB OTG Interrupt Status, Host Mode) U1OTGIR (USB OTG Interrupt Status, Host Mode) U1SOF (USB OTG Start-of-Token Threshold, Host Mode) U1TAK (USB Token, Host Mode) U1TAK (USB Token, Host Mode) U1TAK (USB Token, Host Mode) U1SATAT (USB Status) U1TAK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match) UXAREG (UARTx Receive, Normally Read-Only)	
TSADATEL (RTCC Timestamp A Date Low) TSATIMEH (RTCC Timestamp A Time High) TSATIMEL (RTCC Timestamp A Time Low) TxCON (Timer2/Timer4 Control) TyCON (Timer3/Timer5 Control) U10TGSTAT (USB OTG Status, Host Mode) U1ADDR (USB Address) U1CNFG1 (USB Configuration 1) U1CNFG2 (USB Configuration 2) U1CON (USB Control, Device Mode) U1CON (USB Control, Host Mode) U1CON (USB Control, Host Mode) U1EIE (USB Error Interrupt Enable) U1EIR (USB Error Interrupt Status) U1EIP (USB Interrupt Status, Device Mode) U1IR (USB Interrupt Status, Host Mode) U1OTGCON (USB OTG Control) U1OTGIE (USB OTG Interrupt Enable, Host Mode) U1OTGIR (USB OTG Start-of-Token Threshold, Host Mode) U1STAT (USB Status) U1TOK (USB Token, Host Mode) U1TOK (USB Token, Host Mode) UXADMD (UARTx Address Detect and Match) UXMODE (UARTx Mode)	