

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128ga610-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number/Grid Locator								
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description
IOCB0	16	16	25	25	K2	K2	Ι	ST	PORTB Interrupt-on-Change
IOCB1	15	15	24	24	K1	K1	Ι	ST	
IOCB2	14	14	23	23	J2	J2	Ι	ST	
IOCB3	13	13	22	22	J1	J1	Ι	ST	
IOCB4	12	12	21	21	H2	H2	Ι	ST	
IOCB5	11	11	20	20	H1	H1	Ι	ST	
IOCB6	17	17	26	26	L1	L1	Ι	ST	
IOCB7	18	18	27	27	J3	J3	I	ST	
IOCB8	21	21	32	32	K4	K4	Ι	ST	
IOCB9	22	22	33	33	L4	L4	Ι	ST	
IOCB10	23	23	34	34	L5	L5	Ι	ST	
IOCB11	24	24	35	35	J5	J5	Ι	ST	
IOCB12	27	27	41	41	J7	J7	Ι	ST	
IOCB13	28	28	42	42	L7	L7	Ι	ST	
IOCB14	29	29	43	43	K7	K7	Ι	ST	
IOCB15	30	30	44	44	L8	L8	Ι	ST	
IOCC1	—	—	6	6	D1	D1	Ι	ST	PORTC Interrupt-on-Change
IOCC2	—		7	7	E4	E4	Ι	ST	
IOCC3	—	_	8	8	E2	E2	Ι	ST	
IOCC4	—	—	9	9	E1	E1	Ι	ST	
IOCC12	39	39	63	63	F9	F9	Ι	ST	
IOCC13	47	47	73	73	C10	C10	Ι	ST	
IOCC14	48	48	74	74	B11	B11	Ι	ST	
IOCC15	40	40	64	64	F11	F11	Ι	ST	

TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output

ST = Schmitt Trigger input buffer

 $I^2C = I^2C/SMBus$ input buffer

XCVR = Dedicated Transceiver

2.4 Voltage Regulator Pin (VCAP)

Note: This section applies only to PIC24FJ devices with an on-chip voltage regulator.

Refer to **Section 30.3** "**On-Chip Voltage Regulator**" for details on connecting and using the on-chip regulator.

A low-ESR (< 5 Ω) capacitor is required on the VCAP pin to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate the ESR equivalence of candidate devices.

The placement of this capacitor should be close to VCAP. It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 33.0** "**Electrical Characteristics**" for additional information.



TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS (0805 CASE SIZE)

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage
TDK	C2012X5R1E106K085AC	10 µF	±10%	25V
TDK	C2012X5R1C106K085AC	10 µF	±10%	16V
Kemet	C0805C106M4PACTU	10 µF	±10%	16V
Murata	GRM21BR61E106KA3L	10 µF	±10%	25V
Murata	GRM21BR61C106KE15	10 µF	±10%	16V

4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through Data Space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).
 In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are described in **Section 6.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

Note: Only Table Read operations will execute in the configuration memory space where Device IDs are located. Table Write operations are not allowed.

	827.0g	yrann Space				
781.946 82					ata EA<151	82
		0 0 0 1 9 h	23 0000000 0000000 0000000 0000000 antom' Byte		8	0
		1980,800 1980,800 1980,800 1980,800	1.32 (946+93> # 0 1.32 (946+93> # 0 1.33 (946+93> # 0 1.33 (946+93> # 0	3 } ;		
	800000k	The antropy is within the page Only read scena the user memo	or the table court e definint by the number are arrowd ory area.	atrus le detern 1813 Añoregi 1. write operai	alansal tay the 1944 Kants 1976 1981	data BA o visid in

FIGURE 4-9: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

5.1.6 CHANNEL PRIORITY

Each DMA channel functions independently of the others, but also competes with the others for access to the data and DMA buses. When access collisions occur, the DMA Controller arbitrates between the channels using a user-selectable priority scheme. Two schemes are available:

- Round-Robin: When two or more channels collide, the lower numbered channel receives priority on the first collision. On subsequent collisions, the higher numbered channels each receive priority, based on their channel number.
- Fixed: When two or more channels collide, the lowest numbered channel always receives priority, regardless of past history; however, any channel being actively processed is not available for an immediate retrigger. If a higher priority channel is continually requesting service, it will be scheduled for service after the next lower priority channel with a pending request.

5.2 Typical Setup

To set up a DMA channel for a basic data transfer:

- Enable the DMA Controller (DMAEN = 1) and select an appropriate channel priority scheme by setting or clearing PRSSEL.
- 2. Program DMAH and DMAL with the appropriate upper and lower address boundaries for data RAM operations.
- 3. Select the DMA channel to be used and disable its operation (CHEN = 0).
- Program the appropriate source and destination addresses for the transaction into the channel's DMASRCn and DMADSTn registers. For PIA mode addressing, use the base address value.
- 5. Program the DMACNTn register for the number of Triggers per transfer (One-Shot or Continuous modes) or the number of words (bytes) to be transferred (Repeated modes).
- 6. Set or clear the SIZE bit to select the data size.
- 7. Program the TRMODE<1:0> bits to select the Data Transfer mode.
- 8. Program the SAMODE<1:0> and DAMODE<1:0> bits to select the addressing mode.
- 9. Enable the DMA channel by setting CHEN.
- 10. Enable the Trigger source interrupt.

5.3 Peripheral Module Disable

Unlike other peripheral modules, the channels of the DMA Controller cannot be individually powered down using the Peripheral Module Disable (PMD) registers. Instead, the channels are controlled as two groups. The DMA0MD bit (PMD7<4>) selectively controls DMACH0 through DMACH3. The DMA1MD bit (PMD7<5>) controls DMACH4 through DMACH7. Setting both bits effectively disables the DMA Controller.

5.4 Registers

The DMA Controller uses a number of registers to control its operation. The number of registers depends on the number of channels implemented for a particular device.

There are always four module-level registers (one control and three buffer/address):

- DMACON: DMA Engine Control Register (Register 5-1)
- DMAH and DMAL: DMA High and Low Address Limit Registers
- DMABUF: DMA Data Buffer

Each of the DMA channels implements five registers (two control and three buffer/address):

- DMACHn: DMA Channel n Control Register (Register 5-2)
- DMAINTn: DMA Channel n Interrupt Register (Register 5-3)
- DMASRCn: DMA Data Source Address Pointer for Channel n
- DMADSTn: DMA Data Destination Source for Channel n
- DMACNTn: DMA Transaction Counter for Channel n

For PIC24FJ1024GA610/GB610 family devices, there are a total of 44 registers.

FIGURE 8-1: PIC24FJ1024GA610/GB610 FAMILY INTERRUPT VECTOR TABLES



TABLE 8-1: TRAP VECTOR DETAILS

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	BOA+04h	Oscillator Failure
1	000006h	BOA+06h	Address Error
2	000008h	BOA+08h	General Hardware Error
3	00000Ah	BOA+0Ah	Stack Error
4	00000Ch	BOA+0Ch	Math Error
5	00000Eh	BOA+0Eh	Reserved
6	000010h	BOA+10h	General Software Error
7	000012h	BOA+12h	Reserved

Legend: BOA = Base Offset Address for the AIVT segment, which is the starting address of the last page of the Boot Segment.

The BOA depends on the size of the Boot Segment defined by $\overline{BSLIM<12:0>}:$ [($\overline{BSLIM<12:0>} - 1$) x 0x800]

11.3 Interrupt-on-Change (IOC)

The Interrupt-on-Change function of the I/O ports allows the PIC24FJ1024GA610/GB610 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode when the clocks are disabled.

Interrupt-on-Change functionality is enabled on a pin by setting the IOCPx and/or IOCNx register bit for that pin. For example, PORTC has register names, IOCPC and IOCNC, for these functions. Setting a value of '1' in the IOCPx register enables interrupts for low-to-high transitions, while setting a value of '1' in the IOCNx register enables interrupts for high-to-low transitions. Setting a value of '1' in both register bits will enable interrupts for either case (e.g., a pulse on the pin will generate two interrupts). In order for any IOC to be detected, the global IOC Interrupt Enable bit (IEC1<3>) must be set, the IOCON bit (PADCON<15>) set and the associated IFSx flag cleared.

When an interrupt request is generated for a pin, the corresponding status flag (IOCFx register bit) will be set, indicating that a Change-of-State occurred on that pin. The IOCFx register bit will remain set until cleared by writing a zero to it. When any IOCFx flag bit in a given port is set, the corresponding IOCPxF bit in the IOCSTAT register will be set. This flag indicates that a change was detected on one of the bits on the given port. The IOCPxF flag will be cleared when all IOCFx<15:0> bits are cleared.

Multiple individual status flags can be cleared by writing a zero to one or more bits using a Read-Modify-Write operation. If another edge is detected on a pin whose status bit is being cleared during the Read-Modify-Write sequence, the associated change flag will still be set at the end of the Read-Modify-Write sequence. The user should use the instruction sequence (or equivalent) shown in Example 11-1 to clear the Interrupt-on-Change Status registers.

At the end of this sequence, the W0 register will contain a zero for each bit for which the port pin had a change detected. In this way, any indication of a pin changing will not be lost.

Due to the asynchronous and real-time nature of the Interrupt-on-Change, the value read on the port pins may not indicate the state of the port when the change was detected, as a second change can occur during the interval between clearing the flag and reading the port. It is up to the user code to handle this case if it is a possibility in their application. To keep this interval to a minimum, it is recommended that any code modifying the IOCFx registers be run either in the interrupt handler or with interrupts disabled.

Each Interrupt-on-Change (IOC) pin has both a weak pull-up and a weak pull-down connected to it. The pullups act as a current source connected to the pin, while the pull-downs act as a current sink connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected.

The pull-ups and pull-downs are separately enabled using the IOCPUx registers (for pull-ups) and the IOCPDx registers (for pull-downs). Each IOC pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.

Note: Pull-ups and pull-downs on pins should always be disabled whenever the pin is configured as a digital output.

EXAMPLE 11-1: IOC STATUS READ/CLEAR IN ASSEMBLY

MOV	OxFFFF, WO	;	Initial mask value 0xFFFF -> W0
XOR	IOCFx, W0	;	W0 has '1' for each bit set in IOCFx $% \left({{\left[{{{\rm{NO}}} \right]}_{\rm{T}}}} \right)$
AND	IOCFx	;	IOCFx & WO ->IOCFx

EXAMPLE 11-2: PORT READ/WRITE IN ASSEMBLY

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

EXAMPLE 11-3: PORT READ/WRITE IN 'C'

TRISB = 0xFF00;	// Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
Nop();	// Delay 1 cycle
If (PORTBbits.RBI3){ };	// Test if RBI3 is a 'l'

11.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-12 through Register 11-35). Each register contains one or two sets of 6-bit fields, with each set associated with one of the pin-selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn/RPIn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of Peripheral Pin Selections supported by the device.

TABLE 11-3:	SELECTABLE INPUT SOURCES	(MAPS INPUT TO FUNCTION)	(1)
			/

Output Compare Trigger 1 OCTRIG1 RPINR0<5:0> OCTRIG1R<5:
External Interrupt 1 INT1 RPINR0<13:8> INT1R<5:0>
External Interrupt 2 INT2 RPINR1<5:0> INT2R<5:0>
External Interrupt 3 INT3 RPINR1<13:8> INT3R<5:0>
External Interrupt 4 INT4 RPINR2<5:0> INT4R<5:0>
Output Compare Trigger 2 OCTRIG2 RPINR2<13:8> OCTRIG2R<5:
Timer2 External Clock T2CK RPINR3<5:0> T2CKR<5:0>
Timer3 External Clock T3CK RPINR3<13:8> T3CKR<5:0>
Timer4 External Clock T4CK RPINR4<5:0> T4CKR<5:0>
Timer5 External Clock T5CK RPINR4<13:8> T5CKR<5:0>
Input Capture 1 IC1 RPINR7<5:0> IC1R<5:0>
Input Capture 2 IC2 RPINR7<13:8> IC2R<5:0>
Input Capture 3 IC3 RPINR8<5:0> IC3R<5:0>
Output Compare Fault A OCFA RPINR11<5:0> OCFAR<5:03
Output Compare Fault B OCFB RPINR11<13:8> OCFBR<5:03
CCP Clock Input A TCKIA RPINR12<5:0> TCKIAR<5:0
CCP Clock Input B TCKIB RPINR12<13:8> TCKIBR<5:0
UART3 Receive U3RX RPINR17<13:8> U3RXR<5:0
UART1 Receive U1RX RPINR18<5:0> U1RXR<5:0>
UART1 Clear-to-Send U1CTS RPINR18<13:8> U1CTSR<5:0
UART2 Receive U2RX RPINR19<5:0> U2RXR<5:0>
UART2 Clear-to-Send U2CTS RPINR19<13:8> U2CTSR<5:0
SPI1 Data InputSDI1RPINR20<5:0>SDI1R<5:0>
SPI1 Clock Input SCK1IN RPINR20<13:8> SCK1R<5:0>
SPI1 Slave Select Input SS1IN RPINR21<5:0> SS1R<5:0>
UART3 Clear-to-Send U3CTS RPINR21<13:8> U3CTSR<5:0
SPI2 Data InputSDI2RPINR22<5:0>SDI2R<5:0>
SPI2 Clock Input SCK2IN RPINR22<13:8> SCK2R<5:0>
SPI2 Slave Select Input SS2IN RPINR23<5:0> SS2R<5:0>
Generic Timer External Clock TxCK RPINR23<13:8> TXCKR<5:0
CLC Input A CLCINA RPINR25<5:0> CLCINAR<5:0
CLC Input B CLCINB RPINR25<13:8> CLCINBR<5:0
UART4 Receive U4RX RPINR27<5:0> U4RXR<5:0>
UART4 Clear-to-Send U4CTS RPINR27<13:8> U4CTSR<5:0
SPI3 Data InputSDI3RPINR28<5:0>SDI3R<5:0>
SPI3 Clock Input SCK3IN RPINR28<13:8> SCK3R<5:0>
SPI3 Slave Select Input SS3IN RPINR29<5:0> SS3R<5:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger (ST) input buffers.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as 'C				1 as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
<u>.</u>							
bit 15-14	Unimplemen	ted: Read as '	כי				

REGISTER 11-36: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

	Peripheral Output Number n is assigned to pin, RP1 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP0R<5:0>: RP0 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP0 (see Table 11-4 for peripheral function numbers).

REGISTER 11-37: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

RP1R<5:0>: RP1 Output Pin Mapping bits

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7				· ·		•	bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP3R<5:0>:** RP3 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP3 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP2R<5:0>:** RP2 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP2 (see Table 11-4 for peripheral function numbers).

bit 13-8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0

REGISTER 11-46: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP21R<5:0>: RP21 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP21 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP20R<5:0>: RP20 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP20 (see Table 11-4 for peripheral function numbers).

REGISTER 11-47: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP23R<5:0>:** RP23 Output Pin Mapping bits

Peripheral Output Number n is assigned to pin, RP23 (see Table 11-4 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP22R<5:0>:** RP22 Output Pin Mapping bits Peripheral Output Number n is assigned to pin, RP22 (see Table 11-4 for peripheral function numbers).

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
RXWIEN		RXMSK5 ⁽¹⁾	RXMSK4 ^(1,4)	RXMSK3 ^(1,3)	RXMSK2 ^(1,2)	RXMSK1 ⁽¹⁾	RXMSK0 ⁽¹⁾		
bit 15			•		•	·	bit 8		
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
TXWIEN		TXMSK5 ⁽¹⁾	TXMSK4 ^(1,4)	TXMSK3 ^(1,3)	TXMSK2 ^(1,2)	TXMSK1 ⁽¹⁾	TXMSK0 ⁽¹⁾		
bit 7							bit 0		
Legend:									
R = Reada	able bit	W = Writable	bit	U = Unimpleme	nted bit, read as	'0'			
-n = Value	at POR	'1' = Bit is set	t	'0' = Bit is cleare	ed	x = Bit is unkn	own		
bit 14	1 = Trigger 0 = Disable	s receive watern s receive buffer s receive buffer	r element water r element water r element water	mable bit mark interrupt wl mark interrupt	hen RXMSK<5:0)> ≤ RXELM<5:(0>		
bit 12 0			5 ∪ Maak hita(1.2.3.4)					
DIL 13-0	RX mask h	its: used in con	iunction with the	- RXWIEN hit					
bit 7	TXWIEN: T 1 = Trigger 0 = Disable	Fransmit Waterr s transmit buffe s transmit buffe	mark Interrupt E er element wate er element wate	mable bit rmark interrupt w rmark interrupt	/hen TXMSK<5:()> = TXELM<5:	0>		
bit 6	Unimplem	ented: Read as	s 'O'						
bit 5-0	TXMSK<5: TX mask bi	0>: TX Buffer N its; used in conj	Mask bits ^(1,2,3,4) junction with the	e TXWIEN bit.					
Note 1:	Mask values this case.	higher than Fl	FODEPTH are	not valid. The m	odule will not tri	gger a match fo	or any value in		
2:	RXMSK2 an	d TXMSK2 bits	are only prese	nt when FIFODE	PTH = 8 or high	er.			
3:	RXMSK3 an	RXMSK3 and TXMSK3 bits are only present when FIFODEPTH = 16 or higher.							

REGISTER 17-10: SPIxIMSKH: SPIx INTERRUPT MASK REGISTER HIGH

4: RXMSK4 and TXMSK4 bits are only present when FIFODEPTH = 32.

R-0, HSC	R-0, HSC	R-0, HSC	U-0	U-0	R/C-0, HSC	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	ACKTIM	_	—	BCL	GCSTAT	ADD10
bit 15						•	bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF
bit 7							bit 0
Legend:		C = Clearabl	e bit	HS = Hardwa	re Settable bit		
R = Readable	e bit	W = Writable	e bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkno	own
HSC = Hardw	vare Settable/C	Clearable bit					
bit 15	ACKSTAT: A 1 = Acknowle 0 = Acknowle	cknowledge S edge was not edge was rece	Status bit (upda received from eived from slav	ated in all Mast slave ve	ter and Slave mo	odes)	
bit 14	TRSTAT: Tra 1 = Master tr 0 = Master tr	insmit Status t ansmit is in pr ansmit is not i	bit (when oper rogress (8 bits in progress	ating as I ² C ma + ACK)	aster; applicable	to master trans	mit operation)
bit 13	ACKTIM: Ac	knowledge Tir	me Status bit (valid in I ² C Sla	ive mode only)		
	1 = Indicates 0 = Not an A	l ² C bus is in cknowledge s	an Acknowled equence, clea	lge sequence, s red on 9th risir	set on 8th falling ng edge of SCLx	edge of SCLx o clock	clock
bit 12-11	Unimplemen	nted: Read as	·'0'				
bit 10	BCL: Bus Co	ollision Detect	bit (Master/SI	ave mode; clea	ared when I ² C m	odule is disable	d, I2CEN = 0)
	1 = A bus co 0 = No bus c	llision has bee collision has be	en detected du een detected	iring a master o	or slave transmit	t operation	
bit 9	GCSTAT: Ge	eneral Call Sta	tus bit (cleare	d after Stop de	tection)		
	1 = General 0 = General	call address w call address w	as received as not receive	ed			
bit 8	ADD10: 10-E	Bit Address St	atus bit (cleare	ed after Stop de	etection)		
	1 = 10-bit ad 0 = 10-bit ad	dress was ma dress was not	tched matched				
bit 7	IWCOL: I2C	x Write Collisio	on Detect bit				
	1 = An atten in softwa 0 = No collis	npt to write to f are sion	the I2CxTRN r	egister failed b	ecause the I ² C r	nodule is busy; ı	must be cleared
bit 6	I2COV: I2Cx	Receive Ove	rflow Flag bit				
	1 = A byte w care" in 0 = No over	vas received w Transmit mod flow	hile the I2CxF e, must be cle	RCV register is ared in softwar	still holding the e	previous byte; I2	COV is a "don't?
bit 5	D/A: Data/Ad	ddress bit (wh	en operating a	as I ² C slave)			
	1 = Indicates 0 = Indicates	that the last to that the last t	oyte received on the second seco	was data or transmitted v	was an address		
bit 4	P: I2Cx Stop	bit					
	Updated when 1 = Indicates 0 = Stop bit w	en Start, Rese that a Stop b vas not detect	t or Stop is de it has been de ed last	tected; cleared tected last	when the I ² C m	odule is disable	d, I2CEN = 0.

REGISTER 18-3: I2CxSTAT: I2Cx STATUS REGISTER

20.3.1 CLEARING USB OTG INTERRUPTS

Unlike device-level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware set only bits. Additionally, these bits can only be cleared in software by writing a '1' to their locations (i.e., performing a MOV type instruction). Writing a '0' to a flag bit (i.e., a BCLR instruction) has no effect.

Note: Throughout this data sheet, a bit that can only be cleared by writing a '1' to its location is referred to as "Write '1' to Clear". In register descriptions; this function is indicated by the descriptor, "K".





20.4 Device Mode Operation

The following section describes how to perform a common Device mode task. In Device mode, USB transfers are performed at the transfer level. The USB module automatically performs the status phase of the transfer.

20.4.1 ENABLING DEVICE MODE

- Reset the Ping-Pong Buffer Pointers by setting, then clearing, the Ping-Pong Buffer Reset bit, PPBRST (U1CON<1>).
- 2. Disable all interrupts (U1IE and U1EIE = 00h).
- 3. Clear any existing interrupt flags by writing FFh to U1IR and U1EIR.
- 4. Verify that VBUS is present (non-OTG devices only).

- 5. Enable the USB module by setting the USBEN bit (U1CON<0>).
- Set the OTGEN bit (U1OTGCON<2>) to enable OTG operation.
- Enable the Endpoint 0 buffer to receive the first setup packet by setting the EPRXEN and EPHSHK bits for Endpoint 0 (U1EP0<3,0> = 1).
- 8. Power up the USB module by setting the USBPWR bit (U1PWRC<0>).
- Enable the D+ pull-up resistor to signal an attach by setting the DPPULUP bit (U10TGCON<7>).

					LOISTER		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
ACKM1	ACKM0	AMWAIT2	AMWAIT1	AMWAIT0	—	—	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DWAITB1	DWAITB0	DWAITM3	DWAITM2	DWAITM1	DWAITMO	DWAITF1	DWAITE0
bit 7	210.120	2			2.0.00		bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	ACKM<1:0>: 11 = Reserve 10 = PMACK 01 = PMACK (If DWA 00 = PMACK	Chip Select x d x is used to de x is used to de ITM<3:0> = 00 x is not used	Acknowledge I termine when a termine when a 00, the maxim	Mode bits a read/write ope a read/write ope um time-out is 2	eration is comp eration is comp 255 Tcy or else	lete lete with time-c e it is DWAITM∙	out <3:0> cycles.)
bit 13-11	AMWAIT<2:0 111 = Wait of 001 = Wait of	 D>: Chip Select f 10 alternate ma f 4 alternate ma 	x Alternate Ma naster cycles aster cycles	aster Wait State	s bits		
	000 = Wait of	f 3 alternate ma	ister cycles				
bit 10-8	Unimplemen	ited: Read as					
bit 7-0	11 = Wait of 3 10 = Wait of 3 01 = Wait of 3 00 = Wait of 3	314 TCY 214 TCY 214 TCY 114 TCY 14 TCY					
bit 5-2	DWAITM<3:0 For Write Ope 1111 = Wait (0001 = Wait (D>: Chip Select e <u>rations:</u> of 15½ Tcy of 1½ Tcy	x Data Read∕∖	Vrite Strobe Wa	it States bits		
	0000 = Wait For Read Op 1111 = Wait 0001 = Wait 0000 = Wait	of ½ TCY <u>erations:</u> of 15¾ TCY of 1¾ TCY of ¾ TCY					
bit 1-0	0000 = Wait of DWAITE<1:0 For Write Ope 11 = Wait of 3 10 = Wait of 3 01 = Wait of 3 00 = Wait of 3 10 = Wait of 3 1	of ³ ⁄ ₄ TCY erations: 31⁄ ₄ TCY 21⁄ ₄ TCY 11⁄ ₄ TCY 1⁄ ₄ TCY erations: 3 TCY 2 TCY	x Data Hold Af	ter Read/Write	Strobe Wait St	ates bits	

REGISTER 21-9: PADCON: PAD CONFIGURATION CONTROL REGISTER

R/W-0	U-0						
				00			00
IOCON	—	—		—	—		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	_	—	—	—	_	PMPTTL
bit 7							bit 0

Legend:

Legend.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 IOCON: Used for Non-PMP functionality

bit 14-1 Unimplemented: Read as '0'

bit 0 PMPTTL: EPMP Module TTL Input Buffer Select bit

1 = EPMP module inputs (PMDx, PMCS1) use TTL input buffers

0 = EPMP module inputs use Schmitt Trigger input buffers





REGISTER 28-2: CTMUCON1H: CTMU CONTROL REGISTER 1 HIGH (CONTINUED)

- bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits
 - 1111 = CMP C3OUT 1110 = CMP C2OUT 1101 = CMP C1OUT 1100 = Peripheral clock 1011 = IC3 interrupt 1010 = IC2 interrupt 1001 = IC1 interrupt 1000 = CTED13 pin 0111 = CTED12 pin 0110 = CTED11 pin⁽¹⁾ 0101 = CTED10 pin⁽¹⁾ 0100 = CTED9 pin 0011 = CTED1 pin 0010 = CTED2 pin 0001 = OC1 0000 = Timer1 match
- bit 1 Unimplemented: Read as '0'
- bit 0 IRNGH: High-Current Range Select bit
 - 1 = Uses the higher current ranges (550 μ A-2.2 mA)
 - 0 = Uses the lower current ranges (550 nA-50 μ A)
 - Current output is set by the IRNG<1:0> bits in the CTMUCON1L register.
- **Note 1:** CTED3, CTED7, CTED10 and CTED11 are not available on 64-pin packages.

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1	
	—	—	_	—	_	—	—	
bit 23							bit 16	
U-1	R/PO-1	R/PO-1	U-1	R/PO-1	U-1	R/PO-1	R/PO-1	
—	WDTCLK1	WDTCLK0	—	WDTCMX	—	WDTWIN1	WDTWIN0	
bit 15							bit 8	
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	
WINDIS	FWDTEN1	FWDTEN0	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0	
bit 7							bit 0	
Legend:		PO = Program	n Once bit					
R = Readable	e bit	W = Writable I	oit	U = Unimplem	nented bit, read	d as '1'		
-n = Value at POR '1' = I		'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 23-15	Unimplemen	ted: Read as '1	,					

REGISTER 30-0. FWDI CONFIGURATION REGISTER	REGISTER 30-8:	FWDT CONFIGURATION REGISTER
--	----------------	-----------------------------

bit 12	Unimplemented: Read as '1'
	LPRC
	00 = Uses peripheral clock when system clock is not LPRC and device is not in Sleep; otherwise, uses
	01 = Always uses SOSC
	uses LPRC
	10 = Uses FRC when WINDIS = 0, system clock is not LPRC and device is not in Sleep; otherwise,
	11 = Always uses LPRC

bit 11 WDTCMX: WDT Clock MUX Control bit

1 = Enables WDT clock MUX; WDT clock is selected by WDTCLK<1:0>

WDTCLK<1:0>: Watchdog Timer Clock Select bits (when WDTCMX = 1)

- 0 = WDT clock is LPRC
- bit 10 Unimplemented: Read as '1'

bit 14-13

- bit 9-8 **WDTWIN<1:0>:** Watchdog Timer Window Width bits 11 = WDT window is 25% of the WDT period
 - 10 = WDT window is 37.5% of the WDT period
 - 01 = WDT window is 50% of the WDT period
 - 00 = WDT window is 75% of the WDT period
- bit 7 WINDIS: Windowed Watchdog Timer Disable bit 1 = Windowed WDT is disabled
 - 0 = Windowed WDT is enabled
- bit 6-5 **FWDTEN<1:0>:** Watchdog Timer Enable bits
 - 11 = WDT is enabled
 - 10 = WDT is disabled (control is placed on the SWDTEN bit)
 - 01 = WDT is enabled only while device is active and disabled in Sleep; SWDTEN bit is disabled 00 = WDT and SWDTEN are disabled
- bit 4 **FWPSA:** Watchdog Timer Prescaler bit
 - 1 = WDT prescaler ratio of 1:128
 - 0 = WDT prescaler ratio of 1:32

31.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

31.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

Code Examples	
Basic Clock Switching	127
Configuring UART1 Input/Output Functions	163
Double-Word Flash Programming (C Language)	96
EDS Read from Program Memory in Assembly	79
EDS Read in Assembly	73
EDS Write in Assembly	74
Erasing a Program Memory Block (C Language).	94
Initiating a Programming Sequence	94
IOC Status Read/Clear in Assembly	
Port Read/Write in Assembly	154
Port Read/Write in C	154
PWRSAV Instruction Syntax	137
Setting WRI OCK Bit	313
Code Memory Programming Example	
Double-Word Programming	95
Page Frase	00 03
Code Protection	00
Comparator Voltage Reference	375
Configuring	375
	373 700
	337
Configuration Pite	200
Configuration Word Addresses	200
Configuration word Addresses	390
	ا ک ۲۸
	47
Antinmetic Logic Unit (ALU)	52
	110
	50
Core Registers	48
Programmer's Model	47
CRC	
Data Shift Direction	333
Interrupt Operation	333
Polynomials	332
Setup Examples for 16 and 32-Bit Polynomials	332
User Interface	332
CIMU	
Measuring Capacitance	377
Measuring Die Temperature	380
Measuring Time/Routing Current to	
A/D Input Pin	378
Pulse Generation and Delay	378
Customer Change Notification Service	463
Customer Notification Service	463
Customer OTP Memory	406
Customer Support	463
Cyclic Redundancy Check. See CRC.	

D

Data Memory Space	59
Extended Data Space (EDS)	72
Memory Map	59
Near Data Space	60
Organization, Alignment	60
SFR Space	60
Implemented Regions	60
Map, 0000h Block	61
Map, 0100h Block	62
Map, 0200h Block	63
Map, 0300h Block	65
Map, 0400h Block	67
Map, 0500h Block	69
Map, 0600h Block	70
Map, 0700h Block	71
Software Stack	75

DC Characteristics	
Comparator Specifications	428
Comparator Voltage Reference Specifications	428
CTMU Current Source	428
Δ Current (BOR, WDT, HLVD, RTCC)	424
High/Low-Voltage Detect	427
I/O Pin Input Specifications	425
I/O Pin Output Specifications	426
Idle Current (IIDLE)	422
Internal Voltage Regulator Specifications	427
Operating Current (IDD)	422
Power-Down Current (IPD)	423
	426
The second	421
Thermal Operating Conditions	420
Development Support	420 407
Development Support	407
100 and 121-Pin Devices	24
64-Pin Devices	. 24 23
Device ID	. 20
Bit Field Descriptions	402
Registers	402
Direct Memory Access Controller, See DMA.	
DMA	
Channel Trigger Sources	. 88
Control Registers	. 84
Peripheral Module Disable (PMD) Registers	. 84
Summary of Operations	. 82
Types of Data Transfers	. 83
Typical Setup	. 84
DMA Controller	. 22
DNL	439
F	
- Electrical Characteristics	110
Absolute Maximum Ratings	410
V/F Granh (Industrial)	420
Enhanced Parallel Master Port (EPMP)	299
Enhanced Parallel Master Port See FPMP	200
EPMP	
Key Features	299
Package Variations	299
Pin Descriptions	300
PMDIN1, PMDIN2 Registers	299
PMDOUT1, PMDOUT2 Registers	299
Equations	
16-Bit, 32-Bit CRC Polynomials	332
A/D Conversion Clock Period	365
Baud Rate Reload Calculation	249
Calculating Frequency Output	131
Calculating the PWM Period	202
Calculation for Maximum PWM Resolution	203
Estimating USB Transceiver	
Current Consumption	269
Relationship Between Device and	
SPIx Clock Speed	246
UARTx Baud Rate with BRGH = 0	257
UARTx Baud Rate with BRGH = 1	257
Errata	. 19
Extended Data Space (EDS)	299

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoq, KEELoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2016, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-1204-5