

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128gb610-i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number/Grid Locator									
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description	
AN0	16	16	25	25	K2	K2	Ι	ANA	A/D Analog Inputs	
AN1	15	15	24	24	K1	K1	Ι	ANA		
AN2	14	14	23	23	J2	J2	Ι	ANA		
AN3	13	13	22	22	J1	J1	Ι	ANA		
AN4	12	12	21	21	H2	H2	Ι	ANA		
AN5	11	11	20	20	H1	H1	Ι	ANA		
AN6	17	17	26	26	L1	L1	I	ANA		
AN7	18	18	27	27	J3	J3	I	ANA		
AN8	21	21	32	32	K4	K4	Ι	ANA		
AN9	22	22	33	33	L4	L4	I	ANA		
AN10	23	23	34	34	L5	L5	I	ANA		
AN11	24	24	35	35	J5	J5	Ι	ANA		
AN12	27	27	41	41	J7	J7	I	ANA		
AN13	28	28	42	42	L7	L7	I	ANA		
AN14	29	29	43	43	K7	K7	Ι	ANA		
AN15	30	30	44	44	L8	L8	I	ANA		
AN16	_	_	9	9	E1	E1	I	ANA		
AN17	_	_	10	10	E3	E3	I	ANA		
AN18	_	_	11	11	F4	F4	I	ANA		
AN19	_	_	12	12	F2	F2	I	ANA		
AN20	_	_	14	14	F3	F3	I	ANA		
AN21	_	_	19	19	G2	G2	Ι	ANA		
AN22	—	_	92	92	B5	B5	Ι	ANA		
AN23	_	_	91	91	C5	C5	Ι	ANA		
AVdd	19	19	30	30	J4	J4	Ρ	—	Positive Supply for Analog modules	
AVss	20	20	31	31	L3	L3	Ρ	—	Ground Reference for Analog modules	
C1INA	11	11	20	20	H1	H1	Ι	ANA	Comparator 1 Input A	
C1INB	12	12	21	21	H2	H2	I	ANA	Comparator 1 Input B	
C1INC	5,8	5,8	11,14	11,14	F4,F3	F4,F3	I	ANA	Comparator 1 Input C	
C1IND	4	4	10	10	E3	E3	I	ANA	Comparator 1 Input D	
C2INA	13	13	22	22	J1	J1	I	ANA	Comparator 2 Input A	
C2INB	14	14	23	23	J2	J2	I	ANA	Comparator 2 Input B	
C2INC	8	8	14	14	F3	F3	I	ANA	Comparator 2 Input C	
C2IND	6	6	12	12	F2	F2	I	ANA	Comparator 2 Input D	
C3INA	55	55	84	84	C7	C7	I	ANA	Comparator 3 Input A	

TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS

TTL = TTL input buffer Legend: ANA = Analog level input/output DIG = Digital input/output

ST = Schmitt Trigger input buffer

 $I^2C = I^2C/SMBus$ input buffer XCVR = Dedicated Transceiver

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-1	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	PSV ⁽²⁾	—	—
bit 7							bit 0

REGISTER 3-2: CORCON: CPU CORE CONTROL REGISTER

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less
bit 2	PSV: Program Space Visibility (PSV) in Data Space Enable
	 1 = Program space is visible in Data Space 0 = Program space is not visible in Data Space
bit 1-0	Unimplemented: Read as '0'

- **Note 1:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level; see Register 3-1 for bit description.
 - 2: If PSV = 0, any reads from data memory at 0x8000 and above will cause an address trap error instead of reading from the PSV section of program memory. This bit is not individually addressable.

File Name	Address	All Resets	File Name	Address	All Resets	
DMA (CONTINUED)			USB OTG (CONTINU	USB OTG (CONTINUED)		
DMAINT5	0500	0000	U1ADDR	056E	00xx	
DMASRC5	0502	0000	U1BDTP1	0570	0000	
DMADST5	0504	0000	U1FRML	0572	0000	
DMACNT5	0506	0001	U1FRMH	0574	0000	
DMACH6	0508	0000	U1TOK	0576	0000	
DMAINT6	050A	0000	U1SOF	0578	0000	
DMASRC6	050C	0000	U1BDTP2	057A	0000	
DMADST6	050E	0000	U1BDTP3	057C	0000	
DMACNT6	0510	0001	U1CNFG1	057E	0000	
DMACH7	0512	0000	U1CNFG2	0580	0000	
DMAINT7	0514	0000	U1EP0	0582	0000	
DMASRC7	0516	0000	U1EP1	0584	0000	
DMADST7	0518	0000	U1EP2	0586	0000	
DMACNT7	051A	0001	U1EP3	0588	0000	
USB OTG			U1EP4	058A	0000	
U10TGIR	0558	0000	U1EP5	058C	0000	
U1OTGIE	055A	0000	U1EP6	058E	0000	
U1OTGSTAT	055C	0000	U1EP7	0590	0000	
U10TGCON	055E	0000	U1EP8	0592	0000	
U1PWRC	0560	00x0	U1EP9	0594	0000	
U1IR	0562	0000	U1EP10	0596	0000	
U1IE	0564	0000	U1EP11	0598	0000	
U1EIR	0566	0000	U1EP12	059A	0000	
U1EIE	0568	0000	U1EP13	059C	0000	
U1STAT	056A	0000	U1EP14	059E	0000	
U1CON	056C	00x0	U1EP15	05A0	0000	

TABLE 4-9:SFR MAP: 0500h BLOCK

Legend: — = unimplemented, read as '0'; x = undefined. Reset values are shown in hexadecimal.

U-0	U-0	U-0	r-0	U-0	R/W-0	R/W-0	R/W-0	
_	—	-	—	—	NULLW	RELOAD ⁽¹⁾	CHREQ ⁽³⁾	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SAMODE	_	DAMODE1	DAMODE0	TRMODE1	TRMODE0	SIZE	CHEN	
bit 7							bit 0	
		n Decement	L :4					
Legend: R = Reada	abla bit	r = Reserved W = Writable			aantad hit raar			
-n = Value		'1' = Bit is set		'0' = Bit is clea	nented bit, read	x = Bit is unkn	0000	
	alfor	I - DILIS SEL			areu		OWIT	
bit 15-13	Unimplemen	ted: Read as '	0'					
bit 12	Reserved: M	aintain as '0'						
bit 11	Unimplemen	ted: Read as '	0'					
bit 10	NULLW: Null	Write Mode bit	:					
				n for every writ	e to DMADSTr	า		
		ny write is initia		`				
bit 9		Idress and Cou						
		n, DMADSTN		n registers are	reloaded to th	eir previous va	lues upon the	
				n are not reload	led on the start	of the next ope	eration ⁽²⁾	
bit 8		A Channel Soft						
				; automatically	cleared upon c	completion of a	DMA transfer	
	0 = NO DMA	request is pen	ding					
bit 7-6		0>: Source Add						
				ect Addressing				
		 10 = DMASRCn is decremented based on the SIZE bit after a transfer completion 01 = DMASRCn is incremented based on the SIZE bit after a transfer completion 						
				a transfer com				
bit 5-4	DAMODE<1:	0>: Destination	Address Mod	e Selection bits	;			
		11 = DMADSTn is used in Peripheral Indirect Addressing and remains unchanged						
		 10 = DMADSTn is decremented based on the SIZE bit after a transfer completion 01 = DMADSTn is incremented based on the SIZE bit after a transfer completion 						
				a transfer comp		mpietion		
bit 3-2		0>: Transfer M	-	-				
		ed Continuous						
	10 = Continue	ous mode						
	•	ed One-Shot m	ode					
h :+ 4	00 = One-Sh							
bit 1		ize Selection b	IL					
	1 = Byte (8-bi 0 = Word (16-							
bit 0		Channel Enabl	e bit					
	1 = The corre	sponding chan	nel is enabled					
	0 = The corre	sponding chan	nel is disabled					
Note 1:	Only the original	DMACNTn is re	equired to be s	tored to recove	r the original D	MASRCn and [OMADSTn.	
2:	DMASRCn, DMA			-		de transfers		
	(DMACHn<2> =)							
•		· ·		O !		aution of TDN		

REGISTER 5-2: DMACHn: DMA CHANNEL n CONTROL REGISTER

3: The number of transfers executed while CHREQ is set depends on the configuration of TRMODE<1:0>.

6.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "PIC24F Flash Program Memory" (DS30009715), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ1024GA610/GB610 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash memory can be programmed in four ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ1024GA610/GB610 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 128 instructions (384 bytes) at a time and erase program memory in blocks of 1024 instructions (3072 bytes) at a time.

The device implements a 7-bit Error Correcting Code (ECC). The NVM block contains a logic to write and read ECC bits to and from the Flash memory. The Flash is programmed at the same time as the corresponding ECC parity bits. The ECC provides improved resistance to Flash errors. ECC single bit errors can be transparently corrected. ECC Double-Bit Errors (ECCDBE) result in a trap.

6.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 6-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

I 1 I. 24 Bits \neg Using Program Counter 0 Program 0 Counter Working Reg EA Using TBLPAG Reg Table 1/0Instruction -16 Bits 8 Bits |♠∕ User/Configuration Byte 24-Bit EA Space Select Select T 1 1 I.

FIGURE 6-1: ADDRESSING FOR TABLE REGISTERS

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR	EC	TPOR + TSTARTUP + TRST		1, 2, 3
	ECPLL	TPOR + TSTARTUP + TRST	Тьоск	1, 2, 3, 5
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Тоѕт	1, 2, 3, 4
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	1, 2, 3, 4, 5
	FRC, OSCFDIV	TPOR + TSTARTUP + TRST	TFRC	1, 2, 3, 6, 7
	FRCPLL	TPOR + TSTARTUP + TRST	TFRC + TLOCK	1, 2, 3, 5, 6
	LPRC	TPOR + TSTARTUP + TRST	TLPRC	1, 2, 3, 6
	DCO	TPOR + TSTARTUP + TRST	TDCO	1, 2, 3, 8
BOR	EC	TSTARTUP + TRST	—	2, 3
	ECPLL	TSTARTUP + TRST	TLOCK	2, 3, 5
	XT, HS, SOSC	TSTARTUP + TRST	Тоѕт	2, 3, 4
	XTPLL, HSPLL	TSTARTUP + TRST	Tost + Tlock	2, 3, 4, 5
	FRC, OSCFDIV	TSTARTUP + TRST	TFRC	2, 3, 6, 7
	FRCPLL	TSTARTUP + TRST	TFRC + TLOCK	2, 3, 5, 6
	LPRC	TSTARTUP + TRST	TLPRC	2, 3, 6
	DCO	TPOR + TSTARTUP + TRST	TDCO	1, 2, 3, 8
MCLR	Any Clock	Trst	_	3
WDT	Any Clock	Trst	—	3
Software	Any clock	Trst	—	3
Illegal Opcode	Any Clock	Trst	—	3
Uninitialized W	Any Clock	Trst	—	3
Trap Conflict	Any Clock	TRST	_	3

Note 1: TPOR = Power-on Reset Delay (10 μ s nominal).

- 2: TSTARTUP = TVREG.
- **3:** TRST = Internal State Reset Time (2 μs nominal).
- **4:** TOST = Oscillator Start-up Timer (OST). A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- 5: TLOCK = PLL Lock Time.
- 6: TFRC and TLPRC = RC Oscillator Start-up Times.
- 7: If Two-Speed Start-up is enabled, regardless of the Primary Oscillator selected, the device starts with FRC so the system clock delay is just TFRC, and in such cases, FRC start-up time is valid; it switches to the Primary Oscillator after its respective clock delay.
- 8: TDCO = DCO Start-up and Stabilization Times.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write the new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of the failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1.

EXAMPLE 9-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON, #0

9.5 FRC Active Clock Tuning

PIC24FJ1024GA610/GB610 family devices include an automatic mechanism to calibrate the FRC during run time. This system uses active clock tuning from a source of known accuracy to maintain the FRC within a very narrow margin of its nominal 8 MHz frequency. This allows for a frequency accuracy that is well within the requirements of the *"USB 2.0 Specification"* regarding full-speed USB devices.

Note: The self-tune feature maintains sufficient accuracy for operation in USB Device mode. For applications that function as a USB host, a high-accuracy clock source (±0.05%) is still required.

The self-tune system is controlled by the bits in the upper half of the OSCTUN register. Setting the STEN bit (OSCTUN<15>) enables the self-tuning feature, allowing the hardware to calibrate to a source selected by the STSRC bit (OSCTUN<12>). When STSRC = 1, the system uses the Start-of-Frame (SOF) packets from an external USB host for its source. When STSRC = 0, the system uses the crystal-controlled SOSC for its calibration source. Regardless of the source, the system uses the TUN<5:0> bits (OSCTUN<5:0>) to change the FRC Oscillator's frequency. Frequency monitoring and adjustment is dynamic, occurring continuously during run time. While the system is active, the TUNx bits cannot be written to by software.

Note:	To use the USB as a reference clock tuning source (STSRC = 1), the microcontroller must be configured for USB device opera- tion and connected to a non-suspended USB host or hub port.
	If the SOSC is to be used as the reference clock tuning source (STSRC = 0), the SOSC must also be enabled for clock tuning to occur.

The self-tune system can generate a hardware interrupt, FSTIF. The interrupt can result from a drift of the FRC from the reference, by greater than 0.2% in either direction, or whenever the frequency deviation is beyond the ability of the TUN<5:0> bits to correct (i.e., greater than 1.5%). The STLOCK and STOR status bits (OSCTUN<11,9>) are used to indicate these conditions.

The STLPOL and STORPOL bits (OSCTUN<10,8>) configure the FSTIF interrupt to occur in the presence or the absence of the conditions. It is the user's responsibility to monitor both the STLOCK and STOR bits to determine the exact cause of the interrupt.

Note: The STLPOL and STORPOL bits should be ignored when the self-tune system is disabled (STEN = 0).

REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER

U-0	R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	
	ANSC	<14:13>		—		—	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	U-0	U-0	U-0	U-0	
—	—	—	ANSC4 ⁽¹⁾	—		—	—	
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15	Unimpleme	nted: Read as '	0'					
bit 14-13	ANSC<14:1	3>: PORTC An	alog Function S	Selection bits				
	1 = Pin is co	nfigured in Ana	log mode; I/O p	ort read is disa	bled			
	0 = Pin is co	nfigured in Digi	tal mode; I/O p	ort read is enab	oled			
bit 12-5	Unimpleme	nted: Read as '	0'					
bit 4	ANSC4: PO	RTC Analog Fu	nction Selectio	n bit ⁽¹⁾				
		nfigured in Ana nfigured in Digi	•					
bit 3-0	Unimpleme	Unimplemented: Read as '0'						

- bit 3-0 Unimplemented: Read as '0'
- Note 1: ANSC4 is not available on 64-pin devices.

REGISTER 11-4: ANSD: PORTD ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	r-1	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSE)<7:6>	—	—	—	—	—	—
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	Reserved: Read as '1'

bit 12-8 Unimplemented: Read as '0'

- bit 7-6 ANSD<7:6>: PORTD Analog Function Selection bits
 - 1 = Pin is configured in Analog mode; I/O port read is disabled
 - 0 = Pin is configured in Digital mode; I/O port read is enabled

bit 5-0 Unimplemented: Read as '0'

NOTES:

17.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of the PIC24FJ1024GA610/GB610 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33/PIC24 Family Reference Manual", "Serial Peripheral Interface (SPI) with Audio Codec Support" (DS70005136), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with the Motorola[®] SPI and SIOP interfaces. All devices in the PIC24FJ1024GA610/GB610 family include three SPI modules.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through a FIFO buffer. The FIFO level depends on the configured mode.

Variable length data can be transmitted and received from 2 to 32 bits.

Note:	Do not perform Read-Modify-Write opera-
	tions (such as bit-oriented instructions) on
	the SPIxBUF register in either Standard or
	Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported.

The module also supports Audio modes. Four different Audio modes are available.

- I²S mode
- Left Justified
- · Right Justified
- PCM/DSP

In each of these modes, the serial clock is free-running and audio data is always transferred.

If an audio protocol data transfer takes place between two devices, then usually one device is the master and the other is the slave. However, audio data can be transferred between two slaves. Because the audio protocols require free-running clocks, the master can be a third party controller. In either case, the master generates two free-running clocks: SCKx and LRC (Left, Right Channel Clock/SSx/FSYNC). The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, \overline{SSx} is not used. In the 2-pin mode, both SDOx and \overline{SSx} are not used.

The SPI module has the ability to generate three interrupts reflecting the events that occur during the data communication. The following types of interrupts can be generated:

- 1. Receive interrupts are signalled by SPIxRXIF. This event occurs when:
 - RX watermark interrupt
 - SPIROV = 1
 - SPIRBF = 1
 - SPIRBE = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

- 2. Transmit interrupts are signalled by SPIxTXIF. This event occurs when:
 - TX watermark interrupt
 - SPITUR = 1
 - SPITBF = 1
 - SPITBE = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.


- 3. General interrupts are signalled by SPIxIF. This event occurs when
 - FRMERR = 1
 - SPIBUSY = 1
 - SRMT = 1

provided the respective mask bits are enabled in SPIxIMSKL/H.

A block diagram of the module in Enhanced Buffer mode is shown in Figure 17-1.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the three SPI modules.

PIC24FJ1024GA610/GB610 FAMILY



DS30010074D-page 266

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
CSDIS	CSP	CSPTEN	BEP		WRSP	RDSP	SM		
bit 15							bit		
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
ACKP	PTSZ1	PTSZ0			_	_			
bit 7							bit		
Legend:									
R = Readabl	e bit	W = Writable I	oit	U = Unimpler	nented bit, read	1 as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
bit 15	-	Select x Disabl							
		s the Chip Select the Chip Select							
bit 14		Select x Polarity b	-						
	1 = Active-h 0 = Active-h	iigh <u>(PMCS</u> x) ow (PMCSx)							
bit 13		MCSx Port Enab	le bit						
		port is enabled							
		port is disabled							
bit 12		 P: Chip Select x Nibble/Byte Enable Polarity bit Nibble/byte enable is active-high (PMBE0, PMBE1) 							
		byte enable is ac							
bit 11	Unimplemented: Read as '0'								
bit 10	WRSP: Chip Select x Write Strobe Polarity bit								
		odes and Master		SM = 0:					
		robe is active-hig robe is active-lov							
		node when SM =							
	1 = Enable	strobe is active-h strobe is active-h	nigh (PMENB)						
bit 9	-	Select x Read S	-						
	For Slave modes and Master mode when $SM = 0$:								
	 1 = Read strobe is active-high (PMRD) 0 = Read strobe is active-low (PMRD) 								
	For Master mode when $SM = 1$:								
	1 = Read/write strobe is active-high (PMRD/PMWR) 0 = Read/Write strobe is active-low (PMRD/PMWR)								
	1 = Read/w	rite strobe is acti	ve-high (PMR						
bit 8	1 = Read/w 0 = Read/W	rite strobe is acti	ve-high (PMR ive-low (PMRI						
bit 8	1 = Read/w 0 = Read/W SM: Chip Se 1 = Reads/w	rite strobe is acti /rite strobe is act	ve-high (<u>PMR</u> ive-low (PMRI ode bit es strobes (PN	D/PMWR) /IRD/PMWR an	d PMENB)				
	1 = Read/w 0 = Read/W SM: Chip Se 1 = Reads/w 0 = Reads a	rite strobe is acti /rite strobe is act elect x Strobe Mc writes and enable	ve-high (PMR ive-low (PMRI ode bit es strobes (PM s (PMRD and	D/PMWR) /IRD/PMWR an PMWR)	d PMENB)				
	1 = Read/w 0 = Read/W SM: Chip Se 1 = Reads/v 0 = Reads a ACKP: Chip 1 = ACK is a	rite strobe is acti /rite strobe is act elect x Strobe Mo writes and enable and writes strobe	ve-high (PMR ive-low (PMRI ode bit es strobes (PM s (PMRD and vledge Polarit ACK1)	D/PMWR) /IRD/PMWR an PMWR)	d PMENB)				
bit 7	1 = Read/w 0 = Read/W SM: Chip Se 1 = Reads/w 0 = Reads a ACKP: Chip 1 = ACK is a 0 = ACK is a	rite strobe is acti (rite strobe is act elect x Strobe Mo writes and enable and writes strobe Select x Acknow active-high (PMA	ve-high (PMR ive-low (PMR) ode bit es strobes (PM s (PMRD and vledge Polarit ACK1) CK1)	D/PMWR) /IRD/PMWR an PMWR)	ld PMENB)				
bit 7	1 = Read/w 0 = Read/W SM: Chip Se 1 = Reads/w 0 = Reads a ACKP: Chip 1 = ACK is a 0 = ACK is a PTSZ<1:0>: 11 = Reserv	rite strobe is active trite strobe is active elect x Strobe Mo writes and enable and writes strobe Select x Acknow active-high (PMA active-low (PMA Chip Select x P red	ve-high (PMR ive-low (PMR) ode bit es strobes (PM s (PMRD and vledge Polarit ACK1) CK1) ort Size bits	D/PMWR) /IRD/PMWR an PMWR)	ld PMENB)				
bit 8 bit 7 bit 6-5	1 = Read/w 0 = Read/W SM: Chip Set 1 = Reads/w 0 = Reads a ACKP: Chip 1 = ACK is a 0 = ACK is a PTSZ<1:0>: 11 = Reserv 10 = 16-bit p 01 = 4-bit p	rite strobe is active trite strobe is active elect x Strobe Mo writes and enable and writes strobe Select x Acknow active-high (PMA active-low (PMA Chip Select x P	ve-high (PMR ive-low (PMRI ode bit es strobes (PM s (PMRD and vledge Polarit ACK1) CK1) ort Size bits 15:0>) 0>)	D/PMWR) /IRD/PMWR an PMWR)	d PMENB)				

REGISTER 21-5: PMCSxCF: EPMP CHIP SELECT x CONFIGURATION REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 7							bit 0

REGISTER 22-9: DATEL: RTCC DATE REGISTER (LOW)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-12	DAYTEN<1:0>: Binary Coded Decimal Value of Days '10' Digit bits
	Contains a value from 0 to 3.
bit 11-8	DAYONE<3:0>: Binary Coded Decimal Value of Days '1' Digit bits
	Contains a value from 0 to 9.
bit 7-3	Unimplemented: Read as '0'
bit 2-0	WDAY<2:0>: Binary Coded Decimal Value of Weekdays '1' Digit bits
	Contains a value from 0 to 6.

REGISTER 22-10: DATEH: RTCC DATE REGISTER (HIGH)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-x	R/W-x	R/W-x	R/W-x
YRTEN3	YRTEN2	YRTEN1	YRTEN0	YRONE3	YRONE2	YRONE1	YRONE0
bit 15							bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—		MTHTEN	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

YRTEN<3:0>: Binary Coded Decimal Value of Years '10' Digit bits
YRONE<3:0>: Binary Coded Decimal Value of Years '1' Digit bits
Unimplemented: Read as '0'
MTHTEN: Binary Coded Decimal Value of Months '10' Digit bit
Contains a value from 0 to 1.
MTHONE<3:0>: Binary Coded Decimal Value of Months '1' Digit bits
Contains a value from 0 to 9.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 7							bit 0

REGISTER 22-13: ALMDATEL: RTCC ALARM DATE REGISTER (LOW)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-12	DAYTEN<1:0>: Binary Coded Decimal Value of Days '10' Digit bits
	Contains a value from 0 to 3.
bit 11-8	DAYONE<3:0>: Binary Coded Decimal Value of Days '1' Digit bits
	Contains a value from 0 to 9.
bit 7-3	Unimplemented: Read as '0'
bit 2-0	WDAY<2:0>: Binary Coded Decimal Value of Weekdays '1' Digit bits
	Contains a value from 0 to 6.

REGISTER 22-14: ALMDATEH: RTCC ALARM DATE REGISTER (HIGH)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
YRTEN3	YRTEN2	YRTEN1	YRTEN0	YRONE3	YRONE3 YRONE2		YRONE0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	MTHTEN	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12	YRTEN<3:0>: Binary Coded Decimal Value of Years '10' Digit bits

bit 11-8 YRONE<3:0>: Binary Coded Decimal Value of Years '1' Digit bits

bit 7-5 Unimplemented: Read as '0'

- bit 4 MTHTEN: Binary Coded Decimal Value of Months '10' Digit bit Contains a value from 0 to 1.
- bit 3-0 MTHONE<3:0>: Binary Coded Decimal Value of Months '1' Digit bits Contains a value from 0 to 9.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0	
bit 15			•				bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	—	—	—	—	WDAY2	WDAY1	WDAY0	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	V = Writable bit U = Unimplemented bit, read					
-n = Value a	t POR	'1' = Bit is set	= Bit is set		'0' = Bit is cleared		iown	
bit 15-14	Unimplemen	ted: Read as ')'					
bit 13-12	DAYTEN<1:0	>: Binary Code	d Decimal Valu	ue of Days '10'	Digit bits			
	Contains a va	lue from 0 to 3						
bit 11-8	DAYONE<3:0	>: Binary Code	ed Decimal Val	ue of Days '1' I	Digit bits			
	Contains a value from 0 to 9.							
bit 7-3	Unimplemented: Read as '0'							
bit 2-0	WDAY<2:0>: Binary Coded Decimal Value of Weekdays '1' Digit bits							
	Contains a value from 0 to 6.							

REGISTER 22-17: TSADATEL: RTCC TIMESTAMP A DATE REGISTER (LOW)⁽¹⁾

Note 1: If TSAEN = 0, bits<15:0> can be used for persistence storage throughout a non-Power-on Reset (MCLR, WDT, etc.).

25.0 12-BIT A/D CONVERTER WITH THRESHOLD DETECT

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the 12-Bit A/D Converter, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"12-Bit A/D Converter with** Threshold Detect" (DS39739), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The A/D Converter has the following key features:

- Successive Approximation Register (SAR) Conversion
- Selectable 10-Bit or 12-Bit (default) Conversion Resolution
- · Conversion Speeds of up to 200 ksps (12-bit)
- Up to 24 Analog Input Channels (internal and external)
- Multiple Internal Reference Input Channels
- External Voltage Reference Input Pins
- Unipolar Differential Sample-and-Hold (S/H)
 Amplifier
- Automated Threshold Scan and Compare
 Operation to Pre-Evaluate Conversion Results
- Selectable Conversion Trigger Source
- Fixed Length (one word per channel), Configurable Conversion Result Buffer
- Four Options for Results Alignment
- Configurable Interrupt Generation
- Enhanced DMA Operations with Indirect Address Generation
- Operation During CPU Sleep and Idle modes

The 12-bit A/D Converter module is an enhanced version of the 10-bit module offered in earlier PIC24 devices. It is a Successive Approximation Register (SAR) Converter, enhanced with 12-bit resolution, a wide range of automatic sampling options, tighter integration with other analog modules and a configurable results buffer.

It also includes a unique Threshold Detect feature that allows the module itself to make simple decisions based on the conversion results, and enhanced operation with the DMA Controller through Peripheral Indirect Addressing (PIA).

A simplified block diagram for the module is shown in Figure 25-1.

25.1 Basic Operation

To perform a standard A/D conversion:

- 1. Configure the module:
 - a) Configure port pins as analog inputs by setting the appropriate bits in the ANSx registers (see Section 11.2 "Configuring Analog Port Pins (ANSx)" for more information).
 - b) Select the voltage reference source to match the expected range on analog inputs (AD1CON2<15:13>).
 - c) Select the positive and negative multiplexer inputs for each channel (AD1CHS<15:0>).
 - Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3<7:0>).
 - e) Select the appropriate sample/ conversion sequence (AD1CON1<7:4> and AD1CON3<12:8>).
 - For Channel A scanning operations, select the positive channels to be included (AD1CSSH and AD1CSSL registers).
 - g) Select how conversion results are presented in the buffer (AD1CON1<9:8> and AD1CON5 register).
 - h) Select the interrupt rate (AD1CON2<5:2>).
 - i) Turn on A/D module (AD1CON1<15>).
- 2. Configure the A/D interrupt (if required):
 - a) Clear the AD1IF bit (IFS0<13>).
 - b) Enable the AD1IE interrupt (IEC0<13>).
 - c) Select the A/D interrupt priority (IPC3<6:4>).
- If the module is configured for manual sampling, set the SAMP bit (AD1CON1<1>) to begin sampling.

REGISTER		ON2: A/D CO						
R/W-0	R/W-0	R/W-0	r-0	R/W-0	R/W-0	U-0	U-0	
PVCFG1	PVCFG0	NVCFG0		BUFREGEN	CSCNA	—	_	
bit 15							bit 8	
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	
bit 7							bit 0	
Legend:		r = Reserved b	bit					
R = Readable	e bit	W = Writable b		U = Unimpleme	ented bit. read	l as '0'		
-n = Value at		'1' = Bit is set		'0' = Bit is clear		x = Bit is unkn	own	
bit 15-14	PVCFG<1:0>: A/D Converter Positive Voltage Reference Configuration bits 1x = Unimplemented, do not use 01 = External VREF+ 00 = AVDD							
bit 13	NVCFG0: A/D Converter Negative Voltage Reference Configuration bit 1 = External VREF- 0 = AVss							
bit 12	Reserved: M	aintain as '0'						
bit 11	1 = Conversio	A/D Buffer Reg on result is loade t buffer is treated	ed into the bu	bit iffer location dete	rmined by the	converted cha	nnel	
bit 10	CSCNA: Scan 1 = Scans inp 0 = Does not	outs	ns for CH0+ I	During Sample A	bit			
bit 9-8	Unimplemen	ted: Read as '0	,					
bit 7	 Unimplemented: Read as '0' BUFS: Buffer Fill Status bit When DMAEN = 1 and DMABM = 1: 1 = A/D is currently filling the destination buffer from [buffer start + (buffer size/2)] to [buffer start + (buffer size - 1)]. User should access data located from [buffer start] to [buffer start + (buffer size/2) - 1]. 0 = A/D is currently filling the destination buffer from [buffer start] to [buffer start + (buffer size/2) - 1]. 0 = A/D is currently filling the destination buffer from [buffer start] to [buffer start + (buffer size/2) - 1]. User should access data located from [buffer start + (buffer size/2) - 1]. 0 = A/D is currently filling ADC1BUF13-ADC1BUF25, user should access data in ADC1BUF0-ADC1BUF12 0 = A/D is currently filling ADC1BUF0-ADC1BUF12, user should access data in ADC1BUF13-ADC1BUF25 							

REGISTER 25-2: AD1CON2: A/D CONTROL REGISTER 2

DC CHARAG	CTERISTICS		Standard Operating Conditions:2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Parameter No.	Typical ⁽¹⁾	Max	Units Operating Temperature		VDD	Conditions	
Operating C	urrent (IDD) ⁽	2)					
DC19	230	365	μA	-40°C to +85°C	2.0V	0.5 MIPS,	
	250	365	μΑ	-40°C to +85°C	3.3V	Fosc = 1 MHz	
DC20	430	640	μA	-40°C to +85°C	2.0V	1 MIPS,	
	440	640	μA	-40°C to +85°C	3.3V	Fosc = 2 MHz	
DC23	1.5	2.4	mA	-40°C to +85°C	2.0V	4 MIPS,	
	1.65	2.4	mA	-40°C to +85°C	3.3V	Fosc = 8 MHz	
DC24	6.1	7.7	mA	-40°C to +85°C	2.0V	16 MIPS,	
	6.3	7.7	mA	-40°C to +85°C	3.3V	Fosc = 32 MHz	
DC31	43	130	μA	-40°C to +85°C	2.0V	LPRC (15.5 KIPS),	
	46	130	μA	-40°C to +85°C	3.3V	Fosc = 31 kHz	
DC32	1.63	2.5	mA	-40°C to +85°C	2.0V	FRC (4 MIPS),	
	1.65	2.5	mA	-40°C to +85°C	3.3V	Fosc = 8 MHz	
DC33	1.9	3.0	mA	-40°C to +85°C	2.0V	DCO (4 MIPS),	
	2.0	3.0	mA	-40°C to +85°C	3.3V	Fosc = 8 MHz	

TABLE 33-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Typical parameters are for design guidance only and are not tested.

2: The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail-to-rail. All I/O pins are configured as outputs driving low. MCLR = VDD; WDT and FSCM are disabled. CPU, program memory and data memory are operational. All peripheral modules are clocked but inactive (PMDx bits are all '1'). JTAG module is disabled.

TABLE 33-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARAC	TERISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽¹⁾	Max	Units Operating VDD Temperature		Conditions			
Idle Current (IIDLE) ⁽²⁾							
DC40	95	215	μA	-40°C to +85°C	2.0V	1 MIPS,		
	105	225	μΑ	-40°C to +85°C	3.3V	Fosc = 2 MHz		
DC43	290	720	μA	-40°C to +85°C	2.0V	4 MIPS,		
	315	750	μA	-40°C to +85°C	3.3V	Fosc = 8 MHz		
DC47	1.05	2.7	mA	-40°C to +85°C	2.0V	16 MIPS,		
	1.16	2.8	mA	-40°C to +85°C	3.3V	Fosc = 32 MHz		
DC50	350	820	μA	-40°C to +85°C	2.0V	FRC (4 MIPS),		
	360	850	μA	-40°C to +85°C	3.3V	Fosc = 8 MHz		
DC51	26	110	μA	-40°C to +85°C	2.0V	LPRC (15.5 KIPS),		
	30	110	μA	-40°C to +85°C	3.3V	Fosc = 31 kHz		

Note 1: Data in the "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with the core off, the clock on and all modules turned off. Peripheral Module Disable SFR registers are '1'. All I/O pins are configured as outputs driving low. JTAG module is disabled.

TABLE 33-11: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)									
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
DVR	TVREG	Voltage Regulator Start-up Time		10		μS	VREGS = 0 with any POR or BOR		
DVR10	Vbg	Internal Band Gap Reference	1.14	1.2	1.26	V			
DVR11	Tbg	Band Gap Reference Start-up Time	_	1	_	ms			
DVR20	Vrgout	Regulator Output Voltage	1.6	1.8	2	V	VDD > 2.1V		
DVR21	Cefc	External Filter Capacitor Value	10	_	-	μF	Series resistance < 3Ω recommended; < 5Ω required		
DVR30	Vlvr	Low-Voltage Regulator Output Voltage		1.2	—	V	RETEN = 1, LPCFG = 0		


TABLE 33-12: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)											
Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions			
DC18	Vhlvd	HLVD Voltage on VDD Transition	HLVDL<3:0> = 0100 ⁽¹⁾	3.40	_	3.74	V	_			
			HLVDL<3:0> = 0101	3.25	_	3.58	V				
			HLVDL<3:0> = 0110	2.95	_	3.25	V				
			HLVDL<3:0> = 0111	2.75	_	3.04	V	VDIR = 1			
			HLVDL<3:0> = 1000	2.65	_	2.93	V				
			HLVDL<3:0> = 1001	2.45		2.75	V				
			HLVDL<3:0> = 1010	2.35		2.64	V				
			HLVDL<3:0> = 1011	2.25		2.50	V				
			HLVDL<3:0> = 1100	2.15		2.39	V				
			HLVDL<3:0> = 1101	2.08		2.28	V				
			HLVDL<3:0> = 1110	2.00		2.17	V				
DC101	VTHL	HLVD Voltage on HLVDIN Pin Transition	HLVDL<3:0> = 1111	—	1.20	_	V				
DC105	TONLVD	HLVD Module Enable Time			5	_	μS	From POR or HLVDEN = 1			

Note 1: Trip points for values of HLVD<3:0>, from '0000' to '0011', are not implemented.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length and 7.70x7.70mm Exposed Pad

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Contact Pitch	E	0.50 BSC				
Optional Center Pad Width	W2			7.50		
Optional Center Pad Length	T2			7.50		
Contact Pad Spacing	C1		8.90			
Contact Pad Spacing	C2		8.90			
Contact Pad Width (X20)	X1			0.30		
Contact Pad Length (X20)	Y1			0.90		
Contact Pad to Center Pad (X20)	G	0.20				
Thermal Via Diameter	V		0.30			
Thermal Via Pitch	EV		1.00			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-2213B