

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Active
PIC
16-Bit
32MHz
I ² C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
53
256KB (85.5K x 24)
FLASH
-
32K x 8
2V ~ 3.6V
A/D 16x10b
Internal
-40°C ~ 85°C (TA)
Surface Mount
64-TQFP
64-TQFP (10x10)
https://www.e-xfl.com/product-detail/microchip-technology/pic24fj256gb606-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Peripheral Features

- Peripheral Pin Select (PPS) Allows Independent I/O Mapping of Many Peripherals
- Up to 5 External Interrupt Sources
- Configurable Interrupt-on-Change on All I/O Pins:
 - Each pin is independently configurable for rising edge or falling edge change detection
- Eight-Channel DMA Supports All Peripheral modules:
 - Minimizes CPU overhead and increases data throughput
- Five 16-Bit Timers/Counters with Prescalers:
 Can be paired as 32-bit timers/counters
- Six Input Capture modules, Each with a Dedicated 16-Bit Timer
- Six Output Compare/PWM modules, Each with a Dedicated 16-Bit Timer
- Four Single Output CCPs (SCCPs) and Three Multiple Output CCPs (MCCPs):
 - Independent 16/32-bit time base for each module
 - Internal time base and period registers
 - Legacy PIC24F Capture and Compare modes (16 and 32-bit)
 - Special Variable Frequency Pulse and Brushless DC Motor Output modes

- Enhanced Parallel Master/Slave Port (EPMP/EPSP)
- Hardware Real-Time Clock/Calendar (RTCC) with Timestamping
- Three 3-Wire/4-Wire SPI modules:
 - Support 4 Frame modes
- 8-level FIFO buffer
- Support I²S operation
- Three I²C modules Support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- · Six UART modules:
 - Support RS-485, RS-232 and LIN/J2602
 - On-chip hardware encoder/decoder for IrDA®
 - Auto-wake-up on Auto-Baud Detect (ABD)
 - 4-level deep FIFO buffer
- Programmable 32-Bit Cyclic Redundancy Check (CRC) Generator
- Four Configurable Logic Cells (CLCs):
 - Two inputs and one output, all mappable to peripherals or I/O pins
 - AND/OR/XOR logic and D/JK flip-flop functions
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Configurable Open-Drain Outputs on Digital I/O Pins
- 5.5V Tolerant Inputs on Multiple I/O Pins

	Pin Number/Grid Locator									
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description	
IC4	1	1	3	3	D3	D3	Ι	ST	Input Capture	
IC5	2	2	4	4	C1	C1	Ι	ST		
IC6	3	3	5	5	D2	D2	Ι	ST		
ICM1	4	4	10	10	12	12	Ι	ST	MCCP1 Input Capture	
ICM2	6	6	12	12	14	14	Ι	ST	MCCP2 Input Capture	
ICM3	11	11	20	20	23	23	Ι	ST	MCCP3 Input Capture	
ICM4	49	49	76	76	91	91	Ι	ST	SCCP4 Input Capture	
ICM5	42	42	68	68	80	80	Ι	ST	SCCP5 Input Capture	
ICM6	46	46	72	72	86	86	Ι	ST	SCCP6 Input Capture	
ICM7	51	51	78	78	93	93	Ι	ST	SCCP7 Input Capture	
INT0	35	46	55	72	H9	D9	Ι	ST	External Interrupt Input 0	
IOCA0	-	—	17	17	G3	G3	Ι	ST	PORTA Interrupt-on-Change	
IOCA1	-	—	38	38	J6	J6	Ι	ST		
IOCA2	—	—	58	58	H11	H11	Ι	ST		
IOCA3	_	—	59	59	G10	G10	Ι	ST		
IOCA4	_	—	60	60	G11	G11	Ι	ST		
IOCA5	_	—	61	61	G9	G9	Ι	ST		
IOCA6	_	—	91	91	C5	C5	Ι	ST		
IOCA7	_	—	92	92	B5	B5	Ι	ST		
IOCA9	_	—	28	28	L2	L2	Ι	ST		
IOCA10	_	_	29	29	K3	K3	Ι	ST		
IOCA14	_	_	66	66	E11	E11	Ι	ST		
IOCA15	—	—	67	67	E8	E8	Ι	ST		

TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer

ANA = Analog level input/output DIG = Digital input/output ST = Schmitt Trigger input buffer $I^2C = I^2C/SMBus$ input buffer

XCVR = Dedicated Transceiver

6.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "PIC24F Flash Program Memory" (DS30009715), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The PIC24FJ1024GA610/GB610 family of devices contains internal Flash program memory for storing and executing application code. The program memory is readable, writable and erasable. The Flash memory can be programmed in four ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ1024GA610/GB610 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 128 instructions (384 bytes) at a time and erase program memory in blocks of 1024 instructions (3072 bytes) at a time.

The device implements a 7-bit Error Correcting Code (ECC). The NVM block contains a logic to write and read ECC bits to and from the Flash memory. The Flash is programmed at the same time as the corresponding ECC parity bits. The ECC provides improved resistance to Flash errors. ECC single bit errors can be transparently corrected. ECC Double-Bit Errors (ECCDBE) result in a trap.

6.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 6-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

I 1 I. 24 Bits \neg Using Program Counter 0 Program 0 Counter Working Reg EA Using TBLPAG Reg Table 1/0Instruction -16 Bits 8 Bits |♠∕ User/Configuration Byte 24-Bit EA Space Select Select 1 1 1 I.

FIGURE 6-1: ADDRESSING FOR TABLE REGISTERS

6.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 128 instructions or 384 bytes. RTSP allows the user to erase blocks of eight rows (1024 instructions) at a time and to program one row at a time. It is also possible to program two instruction word blocks.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 3072 bytes and 384 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using Table Writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 128 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused address should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set the Table Pointer to point to the programming latches, do a series of TBLWT instructions to load the buffers and set the NVMADRU/NVMADR registers to point to the destination. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing is *not* recommended.

All of the Table Write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

6.3 JTAG Operation

The PIC24F family supports JTAG boundary scan. Boundary scan can improve the manufacturing process by verifying pin to PCB connectivity.

6.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an onboard bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

6.5 Control Registers

There are four SFRs used to read and write the program Flash memory: NVMCON, NVMADRU, NVMADR and NVMKEY.

The NVMCON register (Register 6-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 6.6 "Programming Operations"** for further details.

The NVMADRU/NVMADR registers contain the upper byte and lower word of the destination of the NVM write or erase operation. Some operations (chip erase, Inactive Partition erase) operate on fixed locations and do not require an address value.

6.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

In Dual Partition mode, programming or erasing the Inactive Partition will not stall the processor; the code in the Active Partition will still execute during the programming operation.

It is important to mask interrupts for a minimum of 5 instruction cycles during Flash programming. This can be done in Assembly using the DISI instruction (see Example 6-1).

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write the new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of the failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1.

EXAMPLE 9-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in W0 ;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON, #0

9.5 FRC Active Clock Tuning

PIC24FJ1024GA610/GB610 family devices include an automatic mechanism to calibrate the FRC during run time. This system uses active clock tuning from a source of known accuracy to maintain the FRC within a very narrow margin of its nominal 8 MHz frequency. This allows for a frequency accuracy that is well within the requirements of the *"USB 2.0 Specification"* regarding full-speed USB devices.

Note: The self-tune feature maintains sufficient accuracy for operation in USB Device mode. For applications that function as a USB host, a high-accuracy clock source (±0.05%) is still required.

The self-tune system is controlled by the bits in the upper half of the OSCTUN register. Setting the STEN bit (OSCTUN<15>) enables the self-tuning feature, allowing the hardware to calibrate to a source selected by the STSRC bit (OSCTUN<12>). When STSRC = 1, the system uses the Start-of-Frame (SOF) packets from an external USB host for its source. When STSRC = 0, the system uses the crystal-controlled SOSC for its calibration source. Regardless of the source, the system uses the TUN<5:0> bits (OSCTUN<5:0>) to change the FRC Oscillator's frequency. Frequency monitoring and adjustment is dynamic, occurring continuously during run time. While the system is active, the TUNx bits cannot be written to by software.

Note:	To use the USB as a reference clock tuning source (STSRC = 1), the microcontroller must be configured for USB device opera- tion and connected to a non-suspended USB host or hub port.
	If the SOSC is to be used as the reference clock tuning source (STSRC = 0), the SOSC must also be enabled for clock tuning to occur.

The self-tune system can generate a hardware interrupt, FSTIF. The interrupt can result from a drift of the FRC from the reference, by greater than 0.2% in either direction, or whenever the frequency deviation is beyond the ability of the TUN<5:0> bits to correct (i.e., greater than 1.5%). The STLOCK and STOR status bits (OSCTUN<11,9>) are used to indicate these conditions.

The STLPOL and STORPOL bits (OSCTUN<10,8>) configure the FSTIF interrupt to occur in the presence or the absence of the conditions. It is the user's responsibility to monitor both the STLOCK and STOR bits to determine the exact cause of the interrupt.

Note: The STLPOL and STORPOL bits should be ignored when the self-tune system is disabled (STEN = 0).

9.8 Secondary Oscillator

9.8.1 BASIC SOSC OPERATION

PIC24FJ1024GA610/GB610 family devices do not have to set the SOSCEN bit to use the Secondary Oscillator. Any module requiring the SOSC (such as RTCC or Timer1) will automatically turn on the SOSC when the clock signal is needed. The SOSC, however, has a long start-up time (as long as 1 second). To avoid delays for peripheral start-up, the SOSC can be manually started using the SOSCEN bit.

To use the Secondary Oscillator, the SOSCSEL bit (FOSC<3>) must be set to '1'. Programming the SOSCSEL bit to '0' configures the SOSC pins for Digital mode, enabling digital I/O functionality on the pins.

9.8.2 CRYSTAL SELECTION

The 32.768 kHz crystal used for the SOSC must have the following specifications in order to properly start up and run at the correct frequency when in High-Power mode:

- 12.5 pF loading capacitance
- 1.0 pF shunt capacitance
- A typical ESR of 35K; 50K maximum

In addition, the two external crystal loading capacitors should be in the range of 18-22 pF, which will be based on the PC board layout. The capacitors should be COG, 5% tolerance and rated 25V or greater.

The accuracy and duty cycle of the SOSC can be measured on the REFO pin, and is recommended to be in the range of 40-60% and accurate to ± 0.65 Hz.

9.8.3 LOW-POWER SOSC OPERATION

The Secondary Oscillator can operate in two distinct levels of power consumption based on device configuration. In Low-Power mode, the oscillator operates in a low drive strength, low-power state. By default, the oscillator uses a higher drive strength, and therefore, requires more power. Low-Power mode is selected by Configuration bit, SOSCHP (FDEVOPT1<3>). The lower drive strength of this mode makes the SOSC more sensitive to noise and requires a longer start-up time. This mode can be used with lower load capacitance crystals (6 pF-9 pF) having higher ESR ratings (50K-80K) to reduce Sleep current in the RTCC. When Low-Power mode is used, care must be taken in the design and layout of the SOSC circuit to ensure that the oscillator starts up and oscillates properly. PC board layout issues, stray capacitance and other factors will need to be carefully controlled in order for the crystal to operate.

REGISTER	10-3: PMD	3: PERIPHER		DISABLE R	EGISTER 3					
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
	—	—	—	—	CMPMD	RTCCMD	PMPMD			
bit 15							bit 8			
R/W-0	<u> </u>	<u> </u>	<u>U-0</u>	R/W-0	R/W-0	R/W-0	U-0			
	—	—	—	U3MD	I2C3MD	I2C2MD	—			
DIT /							DIT U			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-11	Unimplemen	ted: Read as '	0'							
bit 10	CMPMD: Trip	ole Comparator	Module Disabl	e bit						
	1 = Module i	s disabled								
	0 = Module p	power and clock	k sources are e	enabled						
bit 9	RTCCMD: R	RTCCMD: RTCC Module Disable bit								
	1 = Module i 0 = Module r	s disabled	< sources are e	enabled						
bit 8	PMPMD: Enh	nanced Parallel	Master Port D	isable bit						
	1 = Module i	s disabled								
	0 = Module p	ower and clock	< sources are e	enabled						
bit 7	CRCMD: CR	C Module Disal	ble bit							
	1 = Module is disabled									
	0 = Module p	power and clock	k sources are e	enabled						
bit 6-4	Unimplemen	ted: Read as '	0'							
bit 3	U3MD: UART3 Module Disable bit									
	1 = Module i	s disabled		nabled						
hit 2		3 Modulo Disak	No bit	inabled						
	1 = Module i	s disabled								
	0 = Module p	ower and clock	< sources are e	enabled						
bit 1	12C2MD: 12C	2 Module Disat	ole bit							
	1 = Module i	s disabled								
	0 = Module p	power and clock	k sources are e	enabled						
bit 0	Unimplemen	ted: Read as '	0'							

11.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "I/O Ports with Peripheral Pin Select (PPS)" (DS39711), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the Parallel I/O (PIO) ports. All I/O input ports feature Schmitt Trigger (ST) inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A Parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/Os and one register associated with their operation as analog inputs. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch; writes to the latch, write the latch. Reads from the PORTx register, read the port pins; writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers, and the port pin, will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of inputs.

FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE



REGISTER 11-9: IOCPX: INTERRUPT-ON-CHANGE POSITIVE EDGE x REGISTER^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			IOCP	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			IOCF	Px<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit				U = Unimplen	nented bit. read	d as '0'	

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **IOCPx<15:0>:** Interrupt-on-Change Positive Edge x Enable bits

- 1 = Interrupt-on-Change is enabled on the IOCx pin for a positive going edge; the associated status bit and interrupt flag will be set upon detecting an edge
- 0 = Interrupt-on-Change is disabled on the IOCx pin for a positive going edge
- **Note 1:** Setting both IOCPx and IOCNx will enable the IOCx pin for both edges, while clearing both registers will disable the functionality.
 - 2: Changing the value of this register while the module is enabled (IOCON = 1) may cause a spurious IOC event. The corresponding interrupt must be ignored, cleared (using IOCFx) or masked (within the interrupt controller), or this module must be enabled (IOCON = 0) when changing this register.

REGISTER 11-10: IOCNX: INTERRUPT-ON-CHANGE NEGATIVE EDGE x REGISTER^(1,2)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
IOCNx<15:8>									
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IOCNx<7:0>									
bit 7							bit 0		

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 IOCNx<15:0>: Interrupt-on-Change Negative Edge x Enable bits

- 1 = Interrupt-on-Change is enabled on the IOCx pin for a negative going edge; the associated status bit and interrupt flag will be set upon detecting an edge
- 0 = Interrupt-on-Change is disabled on the IOCx pin for a negative going edge
- **Note 1:** Setting both IOCPx and IOCNx will enable the IOCx pin for both edges, while clearing both registers will disable the functionality.
 - 2: Changing the value of this register while the module is enabled (IOCON = 1) may cause a spurious IOC event. The corresponding interrupt must be ignored, cleared (using IOCFx) or masked (within the interrupt controller), or this module must be enabled (IOCON = 0) when changing this register.

11.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 11-36 through Register 11-51). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-4).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin-selectable peripherals.

IABLE 11-4:	SELECTABLE OUTPUT SOURCES	

Output Function Number	Function	Output Name
0	None (Pin Disabled)	
1	C1OUT	Comparator 1 Output
2	C2OUT	Comparator 2 Output
3	U1TX	UART1 Transmit
4	U1RTS	UART1 Request-to-Send
5	U2TX	UART2 Transmit
6	U2RTS	UART2 Request-to-Send
7	SDO1	SPI1 Data Output
8	SCK1OUT	SPI1 Clock Output
9	SS1OUT	SPI1 Slave Select Output
10	SDO2	SPI2 Data Output
11	SCK2OUT	SPI2 Clock Output
12	SS2OUT	SPI2 Slave Select Output
13	OC1	Output Compare 1
14	OC2	Output Compare 2
15	OC3	Output Compare 3
16	OCM4	CCP4 Output Compare
17	OCM5	CCP5 Output Compare
18	OCM6	CCP6 Output Compare
19	U3TX	UART3 Transmit
20	U3RTS	UART3 Request-to-Send
21	U4TX	UART4 Transmit
22	U4RTS	UART4 Request-to-Send
23	SDO3	SPI3 Data Output
24	SCK3OUT	SPI3 Clock Output
25	SS3OUT	SPI3 Slave Select Output
26	C3OUT	Comparator 3 Output
27	OCM7	CCP7 Output Compare
28	REFO	Reference Clock Output
29	CLC1OUT	CLC1 Output
30	CLC2OUT	CLC2 Output
31	RTCC	RTCC Output



FIGURE 15-1: OUTPUT COMPARE x BLOCK DIAGRAM (16-BIT MODE)

15.2 Compare Operations

In Compare mode (Figure 15-1), the output compare module can be configured for Single-Shot or Continuous mode pulse generation. It can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins if available on the OCx module you are using. Otherwise, configure the dedicated OCx output pins.
- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
 - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
 - b) Calculate the time to the rising edge of the output pulse relative to the timer start value (0000h).
 - c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.

- 3. Write the rising edge value to OCxR and the falling edge value to OCxRS.
- 4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
- 5. Set the OCM<2:0> bits for the appropriate compare operation (= 0xx).
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure Trigger operation and TRIGSTAT to select a hardware or software Trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL<4:0> bits to configure the Trigger or Sync source. If free-running timer operation is required, set the SYNCSELx bits to '00000' (no Sync/Trigger source).
- Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bit for the selected timer, which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a Trigger source event occurs.

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	
PWMRSEN	ASDGM	—	SSDG	—	—	—	—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ASDG7	ASDG6	ASDG5	ASDG4	ASDG3	ASDG2	ASDG1	ASDG0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown	
bit 15 PWMRSEN: CCPx PWM Restart Enable bit 1 = ASEVT bit clears automatically at the beginning of the next PWM period, after the shutdown input has ended 0 = ASEVT bit must be cleared in software to resume PWM activity on output pins bit 14 ASDGM: CCPx Auto-Shutdown Gate Mode Enable bit 1 = Waits until the next Time Base Reset or rollover for shutdown to occur 0 = Shutdown event occurs immediately bit 13 Unimplemented: Read as '0' bit 12 SSDG: CCPx Software Shutdown/Gate Control bit 1 = Manually forces auto-shutdown, timer clock gate or input capture signal gate event (setting of ACP 2014 bit with the time of the bit with the bit bit time of the bit bit time of the bit bit bit time bit								
bit 11-8 bit 7-0	0 = Normal m Unimplement ASDG<7:0>: 1 = ASDGx S 0 = ASDGx S	nodule operatio ted: Read as '(CCPx Auto-Sh Source n is ena Source n is disa	on _D ' utdown/Gating bled (see Table ibled	Source Enable e 16-6 for auto-	e bits shutdown/gatir	ng sources)		

REGISTER 16-3: CCPxCON2L: CCPx CONTROL 2 LOW REGISTERS

TABLE 16-6: AUTO-SHUTDOWN SOURCES

ASDC -7-0-	Auto-Shutdown Source									
A3DG<7.02	MCCP1	MCCP2	MCCP3	SCCP4	SCCP5	SCCP6	SCCP7			
1xxx xxxx		OCFB								
x1xx xxxx		OCFA								
xx1x xxxx	CLC1	CLC2	CLC3	CLC1	CLC2	CLC3	CLC4			
xxx1 xxxx	SCCP4 OC Out			MCCP1 OC Out						
xxxx 1xxx		SCCP5 OC Out MCCP2 OC Out								
xxxx x1xx				CMP3 Out						
xxxx xx1x				CMP2 Out						
xxxx xxx1				CMP1 Out						

17.1 Master Mode Operation

Perform the following steps to set up the SPIx module for Master mode operation:

- 1. Disable the SPIx interrupts in the respective IECx register.
- 2. Stop and reset the SPIx module by clearing the SPIEN bit.
- 3. Clear the receive buffer.
- Clear the ENHBUF bit (SPIxCON1L<0>) if using Standard Buffer mode or set the bit if using Enhanced Buffer mode.
- 5. If SPIx interrupts are not going to be used, skip this step. Otherwise, the following additional steps are performed:
 - a) Clear the SPIx interrupt flags/events in the respective IFSx register.
 - b) Write the SPIx interrupt priority and sub-priority bits in the respective IPCx register.
 - c) Set the SPIx interrupt enable bits in the respective IECx register.
- 6. Write the Baud Rate register, SPIxBRGL.
- 7. Clear the SPIROV bit (SPIxSTATL<6>).
- 8. Write the desired settings to the SPIxCON1L register with MSTEN (SPIxCON1L<5>) = 1.
- Enable SPI operation by setting the SPIEN bit (SPIxCON1L<15>).
- 10. Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmission (and reception) will start as soon as data is written to the SPIxBUFL/H registers.

17.2 Slave Mode Operation

The following steps are used to set up the SPIx module for the Slave mode of operation:

- 1. If using interrupts, disable the SPIx interrupts in the respective IECx register.
- 2. Stop and reset the SPIx module by clearing the SPIEN bit.
- 3. Clear the receive buffer.
- Clear the ENHBUF bit (SPIxCON1L<0>) if using Standard Buffer mode or set the bit if using Enhanced Buffer mode.
- 5. If using interrupts, the following additional steps are performed:
 - a) Clear the SPIx interrupt flags/events in the respective IFSx register.
 - b) Write the SPIx interrupt priority and subpriority bits in the respective IPCx register.
 - c) Set the SPIx interrupt enable bits in the respective IECx register.

- 6. Clear the SPIROV bit (SPIxSTATL<6>).
- 7. Write the desired settings to the SPIxCON1L register with MSTEN (SPIxCON1L<5>) = 0.
- Enable SPI operation by setting the SPIEN bit (SPIxCON1L<15>).
- 9. Transmission (and reception) will start as soon as the master provides the serial clock.

The following additional features are provided in Slave mode:

- Slave Select Synchronization:
- The SSx pin allows a Synchronous Slave mode. If the SSEN bit (SPIxCON1L<7>) is set, transmission and reception are enabled in Slave mode only if the SSx pin is driven to a low state. The port output or other peripheral outputs must not be driven in order to allow the SSx pin to function as an input. If the SSEN bit is set and the SSx pin is driven high, the SDOx pin is no longer driven and will tri-state, even if the module is in the middle of a transmission. An aborted transmission will be tried again the next time the SSx pin is driven low using the data held in the SPIxTXB register. If the SSEN bit is not set, the SSx pin does not affect the module operation in Slave mode.
- SPITBE Status Flag Operation: The SPITBE bit (SPIxSTATL<3>) has a different function in the Slave mode of operation. The following describes the function of SPITBE for various settings of the Slave mode of operation:
 - If SSEN (SPIxCON1L<7>) is cleared, the SPITBE bit is cleared when SPIxBUF is loaded by the user code. It is set when the module transfers SPIxTXB to SPIxTXSR. This is similar to the SPITBE bit function in Master mode.
 - If SSEN is set, SPITBE is cleared when SPIxBUF is loaded by the user code. However, it is set only when the SPIx module completes data transmission. A transmission will be aborted when the SSx pin goes high and may be retried at a later time. So, each data word is held in SPIxTXB until all bits are transmitted to the receiver.

REGISTER 20-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 15							bit 8

| R/K-0, HS |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| STALLIF | ATTACHIF | RESUMEIF | IDLEIF | TRNIF | SOFIF | UERRIF | DETACHIF |
| bit 7 | | | | | | | bit 0 |

Legend:	U = Unimplemented bit, read as '0'						
R = Readable bit	K = Write '1' to Clear bit	HS = Hardware Settable bit					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 15-8	Unimplemented: Read as '0'
bit 7	STALLIF: STALL Handshake Interrupt bit
	 1 = A STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode 0 = A STALL handshake has not been sent
hit 6	
bito	 1 = A peripheral attachment has been detected by the module; it is set if the bus state is not SE0 and there has been no bus activity for 2.5 μs 0 = No peripheral attachment has been detected
bit 5	RESUMEIF: Resume Interrupt bit
	 1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed) 0 = No K-state is observed
bit 4	IDLEIF: Idle Detect Interrupt bit
• • •	 1 = Idle condition is detected (constant Idle state of 3 ms or more) 0 = No Idle condition is detected
bit 3	TRNIF: Token Processing Complete Interrupt bit
	 1 = Processing of the current token is complete; read the U1STAT register for endpoint information 0 = Processing of the current token is not complete; clear the U1STAT register or load the next token from U1STAT
bit 2	SOFIF: Start-of-Frame Token Interrupt bit
	 1 = A Start-of-Frame token is received by the peripheral or the Start-of-Frame threshold is reached by the host 0 = No Start-of-Frame token is received or threshold reached
hit 1	UFRRIF: USB Frror Condition Interrupt bit
	 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit 0 = No unmasked error condition has occurred
bit 0	DETACHIF: Detach Interrupt bit
	 1 = A peripheral detachment has been detected by the module; Reset state must be cleared before this bit can be re-asserted
	0 = No peripheral detachment is detected. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the
	entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause

all set bits, at the moment of the write, to become cleared.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—		_				
bit 15							bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BISEE	—	DMAEE	BIOEE	DFN8EE	CRC16EE	CRC5EE	PIDEE
hit 7						EOFEE	hit O
DIL 7							bit U
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-8	Unimplemen	ted: Read as '0	,				
bit 7	BTSEE: Bit S	tuff Error Interru	ipt Enable bit				
	1 = Interrupt	is enabled					
h # C		is disabled	,				
DIL O bit 5		ted: Read as 0	Enable bit				
DIUD	1 = Interrupt	is enabled					
	0 = Interrupt	is disabled					
bit 4	BTOEE: Bus	Turnaround Tim	ne-out Error In	terrupt Enable	bit		
	1 = Interrupt 0 = Interrupt	is enabled is disabled					
bit 3	DFN8EE: Dat	ta Field Size Err	or Interrupt Er	nable bit			
	1 = Interrupt	is enabled					
	0 = Interrupt	is disabled					
bit 2	CRC16EE: C	RC16 Failure In	terrupt Enable	e bit			
	\perp = Interrupt 0 = Interrupt	is enabled					
bit 1	For Device m	ode:					
	CRC5EE: CR	C5 Host Error I	nterrupt Enabl	e bit			
	1 = Interrupt	is enabled					
	0 = Interrupt						
	EOFEE: End-	<u>of</u> -Frame (EOF) Error interru	ot Enable bit			
	1 = Interrupt	is enabled					
	0 = Interrupt	is disabled					
bit 0	PIDEE: PID (Check Failure In	terrupt Enable	bit			
	$\perp = interrupt$ 0 = Interrupt	is enabled					

REGISTER 20-20: U1EIE: USB ERROR INTERRUPT ENABLE REGISTER

21.0 ENHANCED PARALLEL MASTER PORT (EPMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Enhanced Parallel Master Port (EPMP)" (DS39730), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The Enhanced Parallel Master Port (EPMP) module provides a parallel, 4-bit (Master mode only), 8-bit (Master and Slave modes) or 16-bit (Master mode only) data bus interface to communicate with off-chip modules, such as memories, FIFOs, LCD controllers and other microcontrollers. This module can serve as either the master or the slave on the communication bus.

For EPMP Master modes, all external addresses are mapped into the internal Extended Data Space (EDS). This is done by allocating a region of the EDS for each Chip Select, and then assigning each Chip Select to a particular external resource, such as a memory or external controller. This region should not be assigned to another device resource, such as RAM or SFRs. To perform a write or read on an external resource, the CPU simply performs a write or read within the address range assigned for the EPMP.

Key features of the EPMP module are:

- Extended Data Space (EDS) Interface Allows Direct Access from the CPU
- Up to 23 Programmable Address Lines
- Up to 2 Chip Select lines
- Up to 2 Acknowledgment Lines (one per Chip Select)
- 4-Bit, 8-Bit or 16-Bit Wide Data Bus
- Programmable Strobe Options (per Chip Select):
 - Individual read and write strobes or;
- Read/Write strobe with enable strobe
- Programmable Address/Data Multiplexing
- Programmable Address Wait States

- Programmable Data Wait States (per Chip Select)
- Programmable Polarity on Control Signals (per Chip Select)
- · Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address support
 - 4-byte deep auto-incrementing buffer

21.1 Specific Package Variations

While all PIC24FJ1024GA610/GB610 family devices implement the EPMP, I/O pin constraints place some limits on 16-Bit Master mode operations in some package types. This is reflected in the number of dedicated Chip Select pins implemented and the number of dedicated address lines that are available. The differences are summarized in Table 21-1. All available EPMP pin functions are summarized in Table 21-2.

For 64-pin devices, the dedicated Chip Select pins (PMCS1 and PMCS2) are not implemented. In addition, only 16 address lines (PMA<15:0>) are available. If required, PMA14 and PMA15 can be remapped to function as PMCS1 and PMCS2, respectively.

The memory space addressable by the device depends on the number of address lines available, as well as the number of Chip Select signals required for the application. Devices with lower pin counts are more affected by Chip Select requirements, as these take away address lines. Table 21-1 shows the maximum addressable range for each pin count.

21.2 PMDOUT1 and PMDOUT2 Registers

The EPMP Data Output 1 and Data Output 2 registers are used only in Slave mode for buffered output data. These registers act as a buffer for outgoing data.

21.3 PMDIN1 and PMDIN2 Registers

The EPMP Data Input 1 and Data Input 2 registers are used in Slave modes to buffer incoming data. These registers hold data that is asynchronously clocked in.

In Master mode, PMDIN1 is the holding register for incoming data.

TABLE 21-1: EPMP FEATURE DIFFERENCES BY DEVICE PIN COUNT

Device	Dedicated Chip Select		Address	Data	Address Range (bytes)		
	CS1	CS2	Lines	Lines	No CS	1 CS ⁽¹⁾	2 CS ⁽¹⁾
PIC24FJXXXGX606 (64-Pin)	_	_	16	8	64K	32K	16K
PIC24FJXXXGX610 (100-Pin/121-Pin)	Х	Х	23	16		16M	

Note 1: PMA14 and PMA15 can be remapped to be dedicated Chip Selects.

^{© 2015-2016} Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0						
CSDIS	CSP	CSPTEN	BEP	—	WRSP	RDSP	SM						
bit 15							bit 8						
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0						
ACKP	PTSZ1	PTSZ0		_	_		_						
bit 7							bit 0						
Legend:	- 1-14		L :1	II Induced		L = = (O)							
R = Readable		vv = vvritable	DIt	U = Unimplen	nented bit, read	as^{-1}							
	PUR	I = DILIS SEL			areu	X = DILISUNKI	IOWI						
bit 15	CSDIS: Chip	Select x Disabl	e bit										
	1 = Disables	the Chip Selec	t x functionalit	у									
	0 = Enables	the Chip Select	t x functionality	/									
bit 14	CSP: Chip Se	elect x Polarity	bit										
	1 = Active-hi	gh <u>(PMCSx)</u>											
hit 12		W (PIVICSX) ICSy Dort Enak	alo hit										
DIL 15	CSPTEN: PMCSx Port Enable bit												
	0 = PMCSx	port is disabled											
bit 12	BEP: Chip Se	elect x Nibble/B	yte Enable Po	larity bit									
	1 = Nibble/by	te enable is ac	tive-high (PME	3E0, PMBE1)									
bit 11	0 = Nibble/by	te enable is ac	tive-low (PMB	E0, PMBE1)									
DIL 11 bit 10		Read as () Strobo Dolority	hit									
	WRSP: Chip Select x Write Strobe Polarity bit For Slave modes and Master mode when SM = 0:												
	1 = Write strobe is active-high (PMWR)												
	0 = Write stre	obe is active-lov	w (PMWR)										
	For Master m	ode when SM =	<u>= 1:</u>										
	= Enable strobe is active-nign (PNENB) $ = Enable strobe is active-low (PMENB)$												
bit 9	RDSP: Chip 3	Select x Read S	Strobe Polarity	bit									
	For Slave mo	des and Maste	r mode when S	SM = 0:									
	1 = Read strobe is active-high (PMRD)												
	0 = Read structure	obe is active-lo	w (PMRD)										
	For Master mode when SM = 1: 1 = Read(write stroke is active high (RMRD/RMWR))												
	0 = Read/Wr	ite strobe is act	tive-low (PMRI	D/PMWR)									
bit 8	SM: Chip Sel	ect x Strobe Mo	ode bit	,									
	1 = Reads/w 0 = Reads a	rites and enable nd writes strobe	es strobes (PN es (PMRD and	/IRD/ <mark>PMWR</mark> and PMWR)	d PMENB)								
bit 7	ACKP: Chip	Select x Acknow	wledge Polarity	y bit									
	1 = ACK is a	ctive-high (PMA	ACK1)										
bit 6-5	0 - ACK IS a	Chin Select x P	ort Size hits										
	11 = Reserve	ed											
	10 = 16-bit p	ort size (PMD<	15:0>)										
	01 = 4-bit por	rt size (PMD<3:	:0>) 0>)										
h:+ 4 C	00 = 8-bit po	rt size (PMD<7:	:U>)										
DIT 4-U	unimpiemen	itea: Read as 10	J										

REGISTER 21-5: PMCSxCF: EPMP CHIP SELECT x CONFIGURATION REGISTER

PIC24FJ1024GA610/GB610 FAMILY

	22 0. 1000								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0		
FDIV4	FDIV3	FDIV2	FDIV1	FDIV0	—	—	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0		
PWCPS1	PWCPS0	PS1	PS0		—	CLKSEL1	CLKSEL0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable b	bit	U = Unimplem	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 10-8 bit 7-6 bit 5-4	 Note: 10 - 11 - 11 - 11 - 11 - 11 - 11 - 11								
bit 3-2 bit 1-0	00 = 1:1 01 = 1:16 10 = 1:64 11 = 1:256 Unimplemented: Read as '0' CLKSEL<1:0>: Clock Select bits 00 = SOSC 01 = LPRC 10 = PWRLCLK pin 11 = System clock								
	11 = System	clock							

REGISTER 22-3: RTCCON2L: RTCC CONTROL REGISTER 2 (LOW)



TABLE 33-11: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)										
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments			
DVR	TVREG	Voltage Regulator Start-up Time		10	_	μS	VREGS = 0 with any POR or BOR			
DVR10	Vbg	Internal Band Gap Reference	1.14	1.2	1.26	V				
DVR11	Tbg	Band Gap Reference Start-up Time		1	_	ms				
DVR20	Vrgout	Regulator Output Voltage	1.6	1.8	2	V	VDD > 2.1V			
DVR21	Cefc	External Filter Capacitor Value	10		_	μF	Series resistance < 3Ω recommended; < 5Ω required			
DVR30	Vlvr	Low-Voltage Regulator Output Voltage		1.2	_	V	RETEN = 1, $\overline{\text{LPCFG}}$ = 0			

TABLE 33-12: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Operating Conditions: -40°C < TA < +85°C (unless otherwise stated)									
Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions	
DC18	Vhlvd	HLVD Voltage on VDD	HLVDL<3:0> = 0100 ⁽¹⁾	3.40		3.74	V		
	Transition	HLVDL<3:0> = 0101	3.25		3.58	V			
		HLVDL<3:0> = 0110	2.95		3.25	V			
	HLVDL<3:0> = 0111	2.75		3.04	V				
			HLVDL<3:0> = 1000	2.65		2.93	V		
			HLVDL<3:0> = 1001	2.45		2.75	V	VDIR = 1	
			HLVDL<3:0> = 1010	2.35		2.64	V		
			HLVDL<3:0> = 1011	2.25		2.50	V		
			HLVDL<3:0> = 1100	2.15	_	2.39	V		
			HLVDL<3:0> = 1101	2.08		2.28	V		
			HLVDL<3:0> = 1110	2.00		2.17	V		
DC101	VTHL	HLVD Voltage on HLVDIN Pin Transition	HLVDL<3:0> = 1111		1.20	—	V		
DC105	TONLVD	HLVD Module Enable Time		_	5	_	μS	From POR or HLVDEN = 1	

Note 1: Trip points for values of HLVD<3:0>, from '0000' to '0011', are not implemented.