

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	53
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj512ga606t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins. Depending on the particular device, this is done by setting all bits in the ADxPCFG register(s) or clearing all bits in the ANSx registers.

All PIC24F devices will have either one or more ADxPCFG registers, or several ANSx registers (one for each port); no device will have both. Refer to (Section 11.2 "Configuring Analog Port Pins (ANSx)") for more specific information.

The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must modify the appropriate bits during initialization of the A/D module, as follows:

- For devices with an ADxPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.

When a Microchip debugger/emulator is used as a programmer, the user application firmware must correctly configure the ADxPCFG or ANSx registers. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

5.1.6 CHANNEL PRIORITY

Each DMA channel functions independently of the others, but also competes with the others for access to the data and DMA buses. When access collisions occur, the DMA Controller arbitrates between the channels using a user-selectable priority scheme. Two schemes are available:

- Round-Robin: When two or more channels collide, the lower numbered channel receives priority on the first collision. On subsequent collisions, the higher numbered channels each receive priority, based on their channel number.
- Fixed: When two or more channels collide, the lowest numbered channel always receives priority, regardless of past history; however, any channel being actively processed is not available for an immediate retrigger. If a higher priority channel is continually requesting service, it will be scheduled for service after the next lower priority channel with a pending request.

5.2 Typical Setup

To set up a DMA channel for a basic data transfer:

- Enable the DMA Controller (DMAEN = 1) and select an appropriate channel priority scheme by setting or clearing PRSSEL.
- 2. Program DMAH and DMAL with the appropriate upper and lower address boundaries for data RAM operations.
- 3. Select the DMA channel to be used and disable its operation (CHEN = 0).
- Program the appropriate source and destination addresses for the transaction into the channel's DMASRCn and DMADSTn registers. For PIA mode addressing, use the base address value.
- 5. Program the DMACNTn register for the number of Triggers per transfer (One-Shot or Continuous modes) or the number of words (bytes) to be transferred (Repeated modes).
- 6. Set or clear the SIZE bit to select the data size.
- 7. Program the TRMODE<1:0> bits to select the Data Transfer mode.
- 8. Program the SAMODE<1:0> and DAMODE<1:0> bits to select the addressing mode.
- 9. Enable the DMA channel by setting CHEN.
- 10. Enable the Trigger source interrupt.

5.3 Peripheral Module Disable

Unlike other peripheral modules, the channels of the DMA Controller cannot be individually powered down using the Peripheral Module Disable (PMD) registers. Instead, the channels are controlled as two groups. The DMA0MD bit (PMD7<4>) selectively controls DMACH0 through DMACH3. The DMA1MD bit (PMD7<5>) controls DMACH4 through DMACH7. Setting both bits effectively disables the DMA Controller.

5.4 Registers

The DMA Controller uses a number of registers to control its operation. The number of registers depends on the number of channels implemented for a particular device.

There are always four module-level registers (one control and three buffer/address):

- DMACON: DMA Engine Control Register (Register 5-1)
- DMAH and DMAL: DMA High and Low Address Limit Registers
- DMABUF: DMA Data Buffer

Each of the DMA channels implements five registers (two control and three buffer/address):

- DMACHn: DMA Channel n Control Register (Register 5-2)
- DMAINTn: DMA Channel n Interrupt Register (Register 5-3)
- DMASRCn: DMA Data Source Address Pointer for Channel n
- DMADSTn: DMA Data Destination Source for Channel n
- DMACNTn: DMA Transaction Counter for Channel n

For PIC24FJ1024GA610/GB610 family devices, there are a total of 44 registers.

8.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

8.3.1 KEY RESOURCES

- "Interrupts" (DS70000600) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

8.4 Interrupt Control and Status Registers

PIC24FJ1024GA610/GB610 family devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON4
- IFS0 through IFS7
- IEC0 through IEC7
- IPC0 through IPC29
- INTTREG

8.4.1 INTCON1-INTCON4

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources.

The INTCON2 register controls global interrupt generation, the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

The INTCON4 register contains the Software Generated Hard Trap bit (SGHT) and ECC Double-Bit Error (ECCDBE) trap.

8.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal, and is cleared via software.

8.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

8.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

8.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number bits (VECNUM<7:0>) and Interrupt Priority Level bits (ILR<3:0>) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 8-2. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

8.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers refer to "CPU with Extended Data Space (EDS)" (DS39732) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit, which together with the IPL<2:0> bits, also indicates the current CPU Interrupt Priority Level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 8-3 through Register 8-6 in the following pages.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	_	_	—
bit 15	1						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	_	ADC1MD
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15	T5MD: Timer	5 Module Disal	ole bit				
	1 = Module i	s disabled		nabled			
hit 14			le hit	lableu			
	1 = Module i	s disabled					
	0 = Module p	power and clock	k sources are e	enabled			
bit 13	T3MD: Timer	3 Module Disal	ole bit				
	1 = Module i	s disabled					
	0 = Module p	power and cloc	sources are e	enabled			
bit 12	T2MD: Timer	2 Module Disal	ole bit				
	1 = Module i	s disabled		nahled			
bit 11	T1MD: Timer	1 Module Disal	ole bit				
	1 = Module i	s disabled					
	0 = Module p	ower and cloc	k sources are e	enabled			
bit 10-8	Unimplemen	ted: Read as '	0'				
bit 7	12C1MD: 12C	1 Module Disal	ole bit				
	1 = Module i	s disabled					
h:1 0		power and clock	(sources are e	enabled			
DILO	1 - Modulo i	r 2 Module Disa	DIE DIL				
	0 = Module r	ower and clock	k sources are e	enabled			
bit 5	U1MD: UART	[1 Module Disa	ble bit				
	1 = Module i	s disabled					
	0 = Module p	power and cloc	k sources are e	enabled			
bit 4	SPI2MD: SPI	2 Module Disa	ole bit				
	1 = Module i	s disabled		nablad			
hit 3			lo hit	enableu			
DIL 3	1 = Module i	s disabled					
	0 = Module p	ower and clock	sources are e	enabled			
bit 2-1	Unimplemen	ted: Read as '	0'				
bit 0	ADC1MD: A/	D Converter M	odule Disable I	oit			
	1 = Module i	s disabled					
	0 = Module p	power and cloc	sources are e	enabled			

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE REGISTER 1

11.1.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.1.2 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, each port pin can also be individually configured for either a digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

11.2 Configuring Analog Port Pins (ANSx)

The ANSx and TRISx registers control the operation of the pins with analog function. Each port pin with analog function is associated with one of the ANSx bits (see Register 11-1 through Register 11-6), which decides if the pin function should be analog or digital. Refer to Table 11-1 for detailed behavior of the pin for different ANSx and TRISx bit settings.

When reading the PORTx register, all pins configured as analog input channels will read as cleared (a low level).

11.2.1 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins used as device inputs is dependent on the pin's input function. Most input pins are able to handle DC voltages of up to 5.5V, a level typical for digital logic circuits. However, several pins can only tolerate voltages up to VDD. Voltage excursions beyond VDD on these pins should always be avoided.

Table 11-2 summarizes the different voltage tolerances. For more information, refer to **Section 33.0 "Electrical Characteristics"** for more details.

Pin Function	ANSx Setting	TRISx Setting	Comments
Analog Input	1	1	It is recommended to keep ANSx = 1.
Analog Output	1	1	It is recommended to keep ANSx = 1.
Digital Input	0	1	Firmware must wait at least one instruction cycle after configuring a pin as a digital input before a valid input value can be read.
Digital Output	0	0	Make sure to disable the analog output function on the pin if any is present.

TABLE 11-1: CONFIGURING ANALOG/DIGITAL FUNCTION OF AN I/O PIN

TABLE 11-2: INPUT VOLTAGE LEVELS FOR PORT OR PIN TOLERATED DESCRIPTION INPUT

Port or Pin	Tolerated Input	Description		
PORTA<15:14,5:0>				
PORTC<3:1>				
PORTD<15:8,5:0>	5 5)/	Tolerates input levels above VDD; useful		
PORTE<8:5,3:0>		for most standard logic.		
PORTF<13:12,8:0>				
PORTG<15:12,1:0>				
PORTA<10:9,7:6>				
PORTB<15:0>				
PORTC<15:13,4> ⁽¹⁾	Vee	Only VCD input loyals are talerated		
PORTD<7:6>		Only VDD input levels are tolerated.		
PORTE<9,4>				
PORTG<9:6,3:2> ⁽²⁾				

Note 1: PORTC<12> has OSCI pin function.

2: PORTG<3:2> have USB function on PIC24FJXXXXGBXXX devices.

REGISTER 11-1: ANSA: PORTA ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	U-0
—	—	—	—	—	ANSA<	10:9> ⁽¹⁾	—
bit 15							bit 8

R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSA	<7:6>(1)	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-9	ANSA<10:9>: PORTA Analog Function Selection bits ⁽¹⁾
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 8	Unimplemented: Read as '0'
bit 7-6	ANSA<7:6>: PORTA Analog Function Selection bits ⁽¹⁾
	 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled
bit 5-0	Unimplemented: Read as '0'

Note 1: ANSA<10:9,7> bits are not available on 64-pin devices.

REGISTER 11-2: ANSB: PORTB ANALOG FUNCTION SELECTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			ANS	B<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			ANS	SB<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bi	t	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unl		x = Bit is unki	nown			

bit 15-0 ANSB<15:0>: PORTB Analog Function Selection bits

1 = Pin is configured in Analog mode; I/O port read is disabled

0 = Pin is configured in Digital mode; I/O port read is enabled

13.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Timers" (DS39704), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two Independent 16-Bit Timers with All 16-Bit Operating modes (except Asynchronous Counter mode)
- · Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period Register Match
- A/D Event Trigger (only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the A/D Event Trigger. This Trigger is implemented only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1; T3CON and T5CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer5 are the most significant word of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 or Timer5 interrupt flags. To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 or T45 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to an external clock, RPINRx (TyCK) must be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word (msw) of the value, while PR2 (or PR4) contains the least significant word (lsw).
- 5. If interrupts are required, set the interrupt enable bit, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0>, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR<3:2> (or TMR<5:4>). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON (TxCON<15> = 1) bit.

R///_0	11-0	R/W_0	11-0	11-0	11-0	R/\\/_0	R/W-0	
TON		TSIDI	_	_	_	TECS1 ⁽²⁾	TECS0 ⁽²⁾	
bit 15		TOIDE				12001	bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	
	TGATE	TCKPS1	TCKPS0	T32 ^(3,4)		TCS ⁽²⁾		
bit 7							bit 0	
Legend:								
R = Read	able bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'		
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
hit 15		On hit						
DIL 15	When TyCON	UNDIL J<3> = 1.						
	1 = Starts 32-	bit Timerx/y						
	0 = Stops 32-	bit Timerx/y						
	When TxCON	$\sqrt{3} = 0$						
	1 = Starts 16- 0 = Stops 16-	bit Timerx						
bit 14	Unimplemented: Read as '0'							
bit 13	TSIDL: Timer	x Stop in Idle M	lode bit					
	1 = Discontin	ues module ope	eration when d	evice enters Id	le mode			
	0 = Continues	s module opera	tion in Idle mo	de				
bit 12-10	Unimplemen	ted: Read as ')'	.				
bit 9-8	TECS<1:0>:	Limerx Extende	ed Clock Sourc	ce Select bits (s	elected when	$ICS = 1)^{(2)}$		
	$\frac{\text{vvnen } 1\text{CS} =}{11 = \text{Generic}}$	<u>⊥:</u> timer (TxCK) e	xternal input					
	10 = LPRC O	scillator						
	01 = TyCK ex	ternal clock inp	out					
	00 = 505C When TCS =	0.						
	These bits are	<u>o.</u> e ignored; the ti	mer is clocked	I from the interr	nal system cloo	k (Fosc/2).		
bit 7	Unimplemen	ted: Read as ')'					
bit 6	TGATE: Time	erx Gated Time	Accumulation	Enable bit				
	When TCS =	<u>1:</u> .						
	This bit is ign	ored.						
	1 = Gated tim	<u>0:</u> le accumulation	is enabled					
	0 = Gated tim	e accumulation	is disabled					
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Prescale	e Select bits				
	11 = 1:256							
	10 = 1.64 01 = 1.8							
	00 = 1:1							
Note 1.	Changing the value	ue of TxCON w	hile the timer i	s running (TON	l = 1) causes t	he timer prescal	le counter to	
11010 11	reset and is not re	ecommended.			⊥, 000000 t			
2:	If TCS = 1 and TI	ECS<1:0> = x1	, the selected	external timer i	nput (TxCK or	TyCK) must be	configured to	
0.	an available RPn	RPIn pin. For r	nore informatio	on, see Sectior	11.4 "Periph	eral Pin Select	(PPS)".	
3:	in 32-bit mode, th	2-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation.						

REGISTER 13-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER⁽¹⁾

4: This bit is labeled T45 in the T4CON register.

PIC24FJ1024GA610/GB610 FAMILY

FIGURE 18-1: I2Cx BLOCK DIAGRAM



20.0 UNIVERSAL SERIAL BUS WITH ON-THE-GO SUPPORT (USB OTG)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "USB On-The-Go (OTG)" (DS39721), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

PIC24FJ1024GB610 family devices contain a fullspeed and low-speed compatible, On-The-Go (OTG) USB Serial Interface Engine (SIE). The OTG capability allows the device to act as either a USB peripheral device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to dynamically switch from device to host operation using OTG's Host Negotiation Protocol (HNP).

For more details on OTG operation, refer to the "On-The-Go Supplement" to the "USB 2.0 Specification", published by the USB-IF. For more details on USB operation, refer to the "Universal Serial Bus Specification", v2.0.

The USB OTG module offers these features:

- USB Functionality in Device and Host modes, and OTG Capabilities for Application-Controlled mode Switching
- Software-Selectable module Speeds of Full Speed (12 Mbps) or Low Speed (1.5 Mbps available in Host mode only)
- Support for All Four USB Transfer Types: Control, Interrupt, Bulk and Isochronous
- 16 Bidirectional Endpoints for a Total of 32 Unique Endpoints
- DMA Interface for Data RAM Access
- Queues up to 16 Unique Endpoint Transfers without Servicing
- Integrated, On-Chip USB Transceiver with Support for Off-Chip Transceivers via a Digital Interface
- Integrated VBUS Generation with On-Chip Comparators and Boost Generation, and Support of External VBUS Comparators and Regulators through a Digital Interface
- Configurations for On-Chip Bus Pull-up and Pull-Down Resistors

A simplified block diagram of the USB OTG module is shown in Figure 20-1.

The USB OTG module can function as a USB peripheral device or as a USB host, and may dynamically switch between Device and Host modes under software control. In either mode, the same data paths and Buffer Descriptors (BDs) are used for the transmission and reception of data.

In discussing USB operation, this section will use a controller-centric nomenclature for describing the direction of the data transfer between the microcontroller and the USB. RX (Receive) will be used to describe transfers that move data from the USB to the microcontroller and TX (Transmit) will be used to describe transfers that move data from the microcontroller to the USB. Table 20-1 shows the relationship between data direction in this nomenclature and the USB tokens exchanged.

TABLE 20-1: CONTROLLER-CENTRIC DATA DIRECTION FOR USB HOST OR TARGET

	Direction				
USB WOUL	RX	ТХ			
Device	OUT or SETUP	IN			
Host	IN	OUT or SETUP			

This chapter presents the most basic operations needed to implement USB OTG functionality in an application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the scope of this data sheet. It is assumed that the user already has a basic understanding of USB architecture and the latest version of the protocol.

Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended that application developers use an appropriate device driver to implement all of the necessary features. Microchip provides a number of application-specific resources, such as USB firmware and driver support. Refer to www.microchip.com/usb for the latest firmware and driver support.

REGISTER 20-12: U1CNFG1: USB CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	_	—	—
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
UTEYE	UOEMON ⁽¹⁾	<u> </u>	USBSIDL			PPB1	PPB0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15-8	Unimplement	ted: Read as ')'				
bit 7	UTEYE: USB	Eye Pattern Te	est Enable bit				
	1 = Eye patte	rn test is enab	led				
hit 6		$\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$	Enchlo hit(1)				
DILO	$1 = \overline{OE}$ signa	Lis active: it in		e during which	the D+/D_ line	s are driving	
	0 = OE signa	l is inactive		s during which		s are unving	
bit 5	Unimplement	ted: Read as ')'				
bit 4	USBSIDL: US	B OTG Stop ir	n Idle Mode bit				
	1 = Discontin	ues module op	eration when t	he device ente	rs Idle mode		
	0 = Continues	s module opera	ation in Idle mo	ode			
bit 3-2	Unimplement	ted: Read as ')'				
bit 1-0	PPB<1:0>: Pi	ng-Pong Buffe	rs Configuratio	on bits			
	11 = Even/Od	ld Ping-Pong B	Suffers are ena	bled for Endpoi	ints 1 to 15		
	10 = Even/Od	la Ping-Pong E Id Ping-Pong B	ouπers are ena suffers are ena	bled for all end	points dpoint 0		
	00 = Even/Od	ld Ping-Pong B	Suffers are disa	ibled			
		- •					

Note 1: This bit is only active when the UTRDIS bit (U1CNFG2<0>) is set.

PIC24FJ1024GA610/GB610 FAMILY

FIGURE 22-1: RTCC BLOCK DIAGRAM



22.2 RTCC Module Registers

The RTCC module registers are organized into four categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers
- Timestamp Registers

22.2.1 REGISTER MAPPING

Previous RTCC implementations used a Register Pointer to access the RTCC Time and Date registers, as well as the Alarm Time and Date registers. These Registers are now mapped to memory and are individually addressable.

22.2.2 WRITE LOCK

To prevent spurious changes to the RTCC Control or RTCC Value registers, the WRLOCK bit (RTCCON1L<11>) must be cleared ('0'). The POR default state is the WRLOCK bit is '0' and is cleared on any device Reset (POR, BOR, MCLR). It is recommended that the WRLOCK bit be set to '1' after the RTCC Value registers are properly initialized, and after the RTCEN bit (RTCCON1L<15>) has been set.

Any attempt to write to the RTCEN bit, the RTCCON2L/H registers or the RTCC Value registers, will be ignored as long as WRLOCK is '1'. The RTCC Control, Alarm Value and Timestamp registers can be changed when WRLOCK is '1'.

EXAMPLE 22-1: SETTING THE WRLOCK BIT

Clearing the WRLOCK bit requires an unlock sequence after it has been written to a '1', writing two bytes consecutively to the NVMKEY register. A sample assembly sequence is shown in Example 22-1. If WRLOCK is already cleared, it can be set to '1' without using the unlock sequence.

Note: To avoid accidental writes to the timer, it is recommended that the WRLOCK bit (RTCCON1L<11>) is kept clear at any other time. For the WRLOCK bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of WRLOCK; therefore, it is recommended that code follow the procedure in Example 22-1.

22.2.3 SELECTING RTCC CLOCK SOURCE

The clock source for the RTCC module can be selected using the CLKSEL<1:0> bits in the RTCCON2L register. When the bits are set to '00', the Secondary Oscillator (SOSC) is used as the reference clock and when the bits are '01', LPRC is used as the reference clock. When CLKSEL<1:0> = 10, the external powerline (50 Hz and 60 Hz) is used as the clock source. When CLKSEL<1:0> = 11, the system clock is used as the clock source.

DISI	#6	; disable interrupts for 6 instructions
MOV	#NVKEY, W1	
MOV	#0x55, W2	; first unlock code
MOV	W2, [W1]	; write first unlock code
MOV	#0xAA, W3	; second unlock sequence
MOV	W3, [W1]	; write second unlock sequence
BCLR	RTCCON1L, #WRLOCK	; clear the WRLOCK bit

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0		
bit 15						•	bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	—		_	—	WDAY2	WDAY1	WDAY0		
bit 7							bit 0		
Legend:									
R = Readabl	le bit	W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-14	Unimplemen	ted: Read as '	כ'						
bit 13-12	DAYTEN<1:0	>: Binary Code	ed Decimal Val	ue of Days '10'	Digit bits				
	Contains a va	lue from 0 to 3							
bit 11-8	DAYONE<3:0	>: Binary Code	ed Decimal Val	ue of Days '1' l	Digit bits				
	Contains a value from 0 to 9.								
bit 7-3	Unimplemented: Read as '0'								
bit 2-0	WDAY<2:0>:	Binary Coded	Decimal Value	of Weekdays ':	1' Digit bits				
	Contains a va	lue from 0 to 6		2	-				

REGISTER 22-17: TSADATEL: RTCC TIMESTAMP A DATE REGISTER (LOW)⁽¹⁾

Note 1: If TSAEN = 0, bits<15:0> can be used for persistence storage throughout a non-Power-on Reset (MCLR, WDT, etc.).





-			_							
R/W-0	R/W-0	R/W-0	r-0	R/W-0	R/W-0	U-0	U-0			
PVCFG1	PVCFG0	NVCFG0		BUFREGEN	CSCNA	—	_			
bit 15							bit 8			
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS			
bit 7							bit 0			
Legend:		r = Reserved b	it							
R = Readable	e bit	W = Writable b	it	U = Unimpleme	ented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkn	own			
bit 15-14	PVCFG<1:0>	A/D Converter	Positive Vol	tage Reference C	Configuration	bits				
	1x = Unimple	emented, do not	use	0	0					
	01 = Externa	I VREF+								
	00 = AVDD									
bit 13	NVCFG0: A/I	D Converter Neg	ative Voltage	e Reference Conf	figuration bit					
	1 = External VREF-									
1.11.40	0 = AVSS									
DIT 12	Reserved: M	aintain as '0'								
bit 11	BUFREGEN:	A/D Buffer Reg	Ister Enable	bit						
	1 = Conversion = A/D result	on result is loade t buffer is treated	a into the du	Inter location dete	ermined by the	e converted chai	nnei			
bit 10		n Input Selection	a = a = a = a = a = a = a = a = a = a =	During Sample A	hit					
DIT TO		n input Selection		During Sample A	bit					
	0 = Does not	scan inputs								
bit 9-8	Unimplemen	ted: Read as '0'	,							
bit 7	BUFS: Buffer	Fill Status bit								
	When DMAE	N = 1 and DMAE	BM = 1:							
	1 = A/D is cu	irrently filling the	destination	buffer from [buffe	r start + (buffe	er size/2)] to				
	[buffer st	art + (buffer size	e – 1)]. User e	should access da	ta located fro	m [buffer start] t	0			
	[buffer st	art + (buffer size	e/2) – 1].	huffor from Ibuffo	r startl to [but	for stort 1 (buffs	$r = \frac{1}{2}$			
	User sho	uld access data l	ocated from	[buffer start + (buf	fer size/2)] to	[buffer start + (buffer	uffer size -1].			
	When DMAE	<u>N = 0:</u>								
	1 = A/D is cu		C1BUF13-A	DC1BUF25, user	should acces	ss data in				
		Irrently filling AD	- C1BUF0-AD	C1BUF12. user s	should access	s data in				
	ADC1BU	JF13-ADC1BUF2	25	,						

REGISTER 25-2: AD1CON2: A/D CONTROL REGISTER 2

REGISTER 26-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 4 **CREF:** Comparator Reference Select bit (non-inverting input)
 - 1 = Non-inverting input connects to the internal CVREF voltage
 - 0 = Non-inverting input connects to the CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = Inverting input of the comparator connects to the internal selectable reference voltage specified by the CVREFM<1:0> bits in the CVRCON register
 - 10 = Inverting input of the comparator connects to the CxIND pin
 - 01 = Inverting input of the comparator connects to the CxINC pin
 - 00 = Inverting input of the comparator connects to the CxINB pin

REGISTER 26-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
CMIDL	—	—	—	—	C3EVT	C2EVT	C1EVT
bit 15 bit 8							

U-0	U-0	U-0	U-0	U-0	R-0, HSC	R-0, HSC	R-0, HSC
—	—	—	—	—	C3OUT	C2OUT	C1OUT
bit 7 bit 0							

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	CMIDL: Comparator Stop in Idle Mode bit					
	 1 = Discontinues operation of all comparators when device enters Idle mode 0 = Continues operation of all enabled comparators in Idle mode 					
bit 14-11	Unimplemented: Read as '0'					
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)					
	Shows the current event status of Comparator 3 (CM3CON<9>).					
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)					
	Shows the current event status of Comparator 2 (CM2CON<9>).					
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)					
	Shows the current event status of Comparator 1 (CM1CON<9>).					
bit 7-3	Unimplemented: Read as '0'					
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)					
	Shows the current output of Comparator 3 (CM3CON<8>).					
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)					
	Shows the current output of Comparator 2 (CM2CON<8>).					
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)					
	Shows the current output of Comparator 1 (CM1CON<8>).					

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0				
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0		IRNGH				
bit 7						•	bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	EDG1MOD:	Edge 1 Edge-S	ensitive Select	bit							
	1 = Input is e	dge-sensitive									
		evel-sensitive									
bit 14	EDG1POL: E	dge 1 Polarity	Select bit								
	1 = Edge 1 Is 0 = Edge 1 is	s programmed for	or a positive ed	dge response							
bit 13-10	EDG1SEL<3	:0>: Edge 1 So	urce Select bit	s							
	1111 = CMP	C3OUT		-							
	1110 = CMP C2OUT										
	1101 = CMP C1OUT										
	1100 = IC3 interrupt										
	1011 = 102 interrupt 1010 = IC1 interrupt										
	1001 = CTED8 pin										
	1000 = CTED7 pin ⁽¹⁾										
	0111 = CTE	D6 pin									
	0110 = CTEL	0110 = CTED5 pin									
	0101 = CTEL 0100 = CTEL	0100 = CTED3 pin									
	0011 = CTED1 pin										
	0010 = CTED2 pin										
	0001 = OC1										
hit 0		r i maich Edgo 2 Status k	.i+								
DIL 9	Indicates the	EDG2STAT: Edge 2 Status bit									
	1 = Edge 2 ha	Indicates the status of Edge 2 and can be written to control current source.									
	0 = Edge 2 h	as not occurred									
bit 8	EDG1STAT:	Edge 1 Status b	oit								
	Indicates the	status of Edge	1 and can be v	vritten to contro	ol current sourc	e.					
	1 = Edge 1 ha	as occurred									
L 11 - 7		as not occurred		1.11							
DIT /		Edge 2 Edge-S	ensitive Select	DIT							
	$\perp = input is e$ 0 = Input is le	vel-sensitive									
bit 6	EDG2POI · F	Edge 2 Polarity	Select bit								
	1 = Edae 2 is	programmed for	or a positive ec	lae response							
	0 = Edge 2 is	programmed f	or a negative e	dge response							

REGISTER 28-2: CTMUCON1H: CTMU CONTROL REGISTER 1 HIGH

Note 1: CTED3, CTED7, CTED10 and CTED11 are not available on 64-pin packages.

© 2015-2016 Microchip Technology Inc.

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

TABLE 32-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES: