

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	121-TFBGA
Supplier Device Package	121-TFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj512ga610t-i-bg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



		Pin N	umber/Gri	d Locator					
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description
PMD0	60	60	93	93	A4	A4	I/O	DIG/ ST/TTL	Parallel Master Port Data (Demultiplexed Master mode) or
PMD1	61	61	94	94	B4	B4	I/O	DIG/ ST/TTL	Address/Data (Multiplexed Master modes)
PMD2	62	62	98	98	B3	B3	I/O	DIG/ ST/TTL	
PMD3	63	63	99	99	A2	A2	I/O	DIG/ ST/TTL	
PMD4	64	64	100	100	A1	A1	I/O	DIG/ ST/TTL	
PMD5	1	1	3	3	D3	D3	I/O	DIG/ ST/TTL	
PMD6	2	2	4	4	C1	C1	I/O	DIG/ ST/TTL	
PMD7	3	3	5	5	D2	D2	I/O	DIG/ ST/TTL	
PMD8	—	—	90	90	A5	A5	I/O	DIG/ ST/TTL	
PMD9	—	—	89	89	E6	E6	I/O	DIG/ ST/TTL	
PMD10	—	—	88	88	A6	A6	I/O	DIG/ ST/TTL	
PMD11	—	—	87	87	B6	B6	I/O	DIG/ ST/TTL	
PMD12	—	—	79	79	A9	A9	I/O	DIG/ ST/TTL	
PMD13	—	—	80	80	D8	D8	I/O	DIG/ ST/TTL	
PMD14	—	—	83	83	D7	D7	I/O	DIG/ ST/TTL	
PMD15	—	—	84	84	C7	C7	I/O	DIG/ ST/TTL	
PMRD/ PMWR	53	53	82	82	B8	B8	I/O	DIG/ ST/TTL	Parallel Master Port Read Strobe/Write Strobe
PMWR/ PMENB	52	52	81	81	C8	C8	I/O	DIG/ ST/TTL	Parallel Master Port Write Strobe/Enable Strobe
PWRGT	21	21	32	32	K4	K4	0	DIG	Real-Time Clock Power Control Output
PWRLCLK	48	48	74	74	B11	B11	Ι	ST	Real-Time Clock 50/60 Hz Clock Input

TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output

ST = Schmitt Trigger input buffer $I^2C = I^2C/SMBus$ input buffer

XCVR = Dedicated Transceiver

2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-5. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"
- AN1798, "Crystal Selection for Low-Power Secondary Oscillator"

FIGURE 2-5:

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



4.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and buses. This architecture also allows direct access of program memory from the Data Space during code execution.

4.1 **Program Memory Space**

The program address memory space of the PIC24FJ1024GA610/GB610 family devices is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from table operation or Data Space remapping, as described in **Section 4.3** "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and customer OTP sections of the configuration memory space.

The PIC24FJ1024GA610/GB610 family of devices supports a Single Partition mode and two Dual Partition modes. The Dual Partition modes allow the device to be programmed with two separate applications to facilitate bootloading or to allow an application to be programmed at run time without stalling the CPU.

Memory maps for the PIC24FJ1024GA610/GB610 family of devices are shown in Figure 4-1.

R/W-0	R/W-0	R/W-1	R/W-0	U-0	U-0	R/W-0	R/W-0
TRAPR	(1) IOPUWR ⁽¹⁾	SBOREN	RETEN ⁽²⁾	—	_	CM ⁽¹⁾	VREGS ⁽³⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR ⁽¹⁾	SWDTEN ⁽⁴⁾	WDTO ⁽¹⁾	SLEEP ⁽¹⁾	IDLE ⁽¹⁾	BOR ⁽¹⁾	POR ⁽¹⁾
bit 7							bit 0
l egend:							
R = Read	able bit	W = Writable t	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
							-
bit 15	TRAPR: Trap	Reset Flag bit	1)				
	1 = A Trap Co	onflict Reset has	s occurred				
	0 = A Trap Co	nflict Reset has	s not occurred		(1)		
bit 14		gal Opcode or I	Jninitialized W	Access Reset	Flag bit(")	ad W/ namiatan	
	⊥ = An illegal Address I	Pointer and cau	ised a Reset	address mode		ed w register	is used as an
	0 = An illegal	opcode or Unir	nitialized W reg	gister Reset has	s not occurred		
bit 13	SBOREN: So	ftware Enable/[Disable of BOF	R bit			
	1 = BOR is tur	rned on in softw	/are				
hit 10		rnea oπ in soπw	/are				
DIL 12	1 = Retention	mode is enable	able bits / ad while device	e is in Sleen mo	ndes (1 2V regi	ilator enabled)	
	0 = Retention	mode is disable	ed		1.2 v roge		
bit 11-10	Unimplement	ted: Read as '0	3				
bit 9	CM: Configura	ation Word Misi	match Reset F	lag bit ⁽¹⁾			
	1 = A Configure	ration Word Mis	smatch Reset	has occurred	, al		
hit 8	0 = A Conligu VPECS: East		Smatch Reset	nas not occurre	ed .		
DILO	1 = Fast wake	-up is enabled	(uses more po	ower)			
	0 = Fast wake	-up is disabled	(uses less por	wer)			
bit 7	EXTR: Extern	al Reset (MCLI	R) Pin bit ⁽¹⁾				
	1 = A Master (Clear (pin) Res	et has occurre	d urred			
bit 6	SWR: Softwar	e Reset (Instru	ction) Flag bit	(1)			
	1 = A RESET i	nstruction has	been executed	i			
	0 = A reset i	nstruction has	not been exec	uted			
Note 1:	All of the Reset sta cause a device Re	atus bits may b eset.	e set or cleare	d in software. S	etting one of th	iese bits in soff	ware does not
2:	If the LPCFG Con bit has no effect.	figuration bit is Retention mode	'1' (unprograme preserves the	nmed), the rete e SRAM conten	ntion regulator ts during Sleep	is disabled and).	d the RETEN
3:	Re-enabling the re Sleep. Application	egulator after it is that do not u	enters Standb se the voltage	y mode will add regulator shoul	d a delay, T∨RE d set this bit to	G, when wakin prevent this d	g up from elay from
4:	If the FWDTEN<1 of the SWDTEN b	ccurring. the FWDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled, regardless f the SWDTEN bit setting.					

REGISTER 7-1: RCON: RESET CONTROL REGISTER

U-0	R-x ⁽¹⁾	R-x ⁽¹⁾	R-x ⁽¹⁾	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	
	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0	
bit 15							bit 8	
R/W-0	R/W-0	R-0 ⁽³⁾	U-0	R/CO-0	R/W-0	R/W-0	R/W-0	
CLKLOC	K IOLOCK ⁽²⁾	LOCK	_	CF	POSCEN	SOSCEN	OSWEN	
bit 7							bit 0	
· · ·								
Legend:		CO = Clearab	le Only bit					
R = Reada		vv = vvritable	DIT	U = Unimpler	mented bit, read	i as 'U'		
-n = value	at POR	"I" = Bit is set		0° = Bit is cle	ared	x = Bit is unkn	own	
hit 1E	Unimplomen	ted. Dood oo '	, '					
DIL 10		Current Oppille	J Nor Coloction k	site(1)				
DIL 14-12	111 = 0 scills	tor with Freque	nov Divider (O					
	110 = Digital	y Controlled Os	scillator (DCO)					
	101 = Low-Po	ower RC Oscill	ator (LPRC)					
	100 = Second	dary Oscillator	(SOSC) DLL modulo		1.)			
	011 - Primar	v Oscillator (X1	HS. EC)	(XIFLL, ECFL	L)			
	001 = Fast R	C Oscillator wit	h PLL module	(FRCPLL)				
	000 = Fast R	000 = Fast RC Oscillator (FRC)						
bit 11	Unimplemen	ted: Read as ')'	(4)				
bit 10-8	NOSC<2:0>:	New Oscillator	Selection bits	(1)				
	111 = Oscilla 110 = Digital	tor with Freque	ncy Divider (O	SCFDIV)				
	101 = Low-Po	ower RC Oscill	ator (LPRC)					
	100 = Second	dary Oscillator	(SOSC)					
	011 = Primar	y Oscillator witl	י PLL module	(XTPLL, ECPL	L)			
	001 = Fast R	C Oscillator wit	h PLL module	(FRCPLL)				
	000 = Fast R	C Oscillator (FI	RC)	()				
bit 7	CLKLOCK: C	Clock Selection	Lock Enable b	bit				
	If FSCM is Er	habled (FCKSM	I<1:0> = 00):					
	1 = Clock and 0 = Clock and	d PLL selection	is are locked is are not locke	ed and may be	modified by se	tting the OSWF	N bit	
	If FSCM is Di	sabled (FCKSN	/<1:0> = 1x):					
	Clock and PL	L selections ar	e never locked	and may be m	nodified by settin	ng the OSWEN	bit.	
bit 6	IOLOCK: I/O	Lock Enable b	(2)					
	1 = I/O lock is	active						
L:1 F		s not active	3)					
DIT 5	1 - DLL mod	OCK Status Dit	DI I modulo a	tart un timor in	acticfied			
	 1 = PLL module is in lock or PLL module start-up timer is satisfied 0 = PLL module is out of lock. PLL start-up timer is running or PLL is disabled 							
bit 4	Unimplemen	ted: Read as '	י. כי		-			
Note 1.	Reset values for t	these hits are d	etermined by t	he FNOSCy C	onfiguration bits	2		
2:	The state of the l	OLOCK bit can	only be chance	led once an un	locking sequen	 ce has been ex	ecuted. In	
	addition, if the IO	dition, if the IOL1WAY Configuration bit is '1', once the IOLOCK bit is set, it cannot be cleared.						

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

3: This bit also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the five clock sources (POSC, SOSC, FRC, DCO and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM<1> Configuration bit in FOSC must be programmed to '0'. (Refer to **Section 30.1 "Configuration Bits"** for further details.) If the FCKSM<1> Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled; this is the default setting.

The NOSC<2:0> control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSC<2:0> Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled; it is held at '0' at all times.

9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC<2:0> bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC<2:0> bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC<2:0> bits with the new value of the NOSC<2:0> bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC<2:0> bits values are transferred to the COSC<2:0> bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM is enabled) or SOSC (if SOSCEN remains set).
 - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	_	_	—
bit 15	1						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	_	ADC1MD
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15	T5MD: Timer	5 Module Disal	ole bit				
	1 = Module i	s disabled		nabled			
hit 14			le hit	lableu			
	1 = Module i	s disabled					
	0 = Module p	power and clock	k sources are e	enabled			
bit 13	T3MD: Timer	3 Module Disal	ole bit				
	1 = Module i	s disabled					
	0 = Module p	power and cloc	sources are e	enabled			
bit 12	T2MD: Timer	2 Module Disal	ole bit				
	1 = Module i	s disabled		nahled			
bit 11	T1MD: Timer	1 Module Disal	ole bit				
	1 = Module i	s disabled					
	0 = Module p	ower and cloc	k sources are e	enabled			
bit 10-8	Unimplemen	ted: Read as '	0'				
bit 7	12C1MD: 12C	1 Module Disal	ole bit				
	1 = Module i	s disabled					
h:1 0		power and clock	(sources are e	enabled			
DILO	1 - Modulo i	r 2 Module Disa	DIE DIL				
	0 = Module r	ower and clock	k sources are e	enabled			
bit 5	U1MD: UART	[1 Module Disa	ble bit				
	1 = Module i	s disabled					
	0 = Module p	power and cloc	k sources are e	enabled			
bit 4	SPI2MD: SPI	2 Module Disa	ole bit				
	1 = Module i	s disabled		nablad			
hit 3			lo hit	enableu			
DIL 3	1 = Module i	s disabled					
	0 = Module p	ower and clock	sources are e	enabled			
bit 2-1	Unimplemen	ted: Read as '	0'				
bit 0	ADC1MD: A/	D Converter M	odule Disable I	oit			
	1 = Module i	s disabled					
	0 = Module p	power and cloc	sources are e	enabled			

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE REGISTER 1

REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER

U-0	R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0
—	ANSC	<14:13>	—		—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	U-0	U-0	U-0	U-0
_	—	—	ANSC4 ⁽¹⁾	—	—	—	—
bit 7							bit 0
Legend:							
R = Readabl	R = Readable bit W = Writable bit			U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-13	ANSC<14:13	>: PORTC Ana	alog Function S	election bits			
	1 = Pin is cor	figured in Anal	og mode; I/O p	ort read is disa	bled		
	0 = Pin is cor	figured in Digit	al mode; I/O po	ort read is enab	led		
bit 12-5	Unimplemen	Unimplemented: Read as '0'					
bit 4	ANSC4: POF	ANSC4: PORTC Analog Function Selection bit ⁽¹⁾					
	1 = Pin is configured in Analog mode; I/O port read is disabled						
h # 2 0	Unimalement	tool: Dood on t	, , , , , , , , , , , , , , , , ,				

- bit 3-0 Unimplemented: Read as '0'
- Note 1: ANSC4 is not available on 64-pin devices.

REGISTER 11-4: ANSD: PORTD ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	r-1	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSE)<7:6>	—	—	—	—	—	—
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	Reserved: Read as '1'

bit 12-8 Unimplemented: Read as '0'

- bit 7-6 ANSD<7:6>: PORTD Analog Function Selection bits
 - 1 = Pin is configured in Analog mode; I/O port read is disabled
 - 0 = Pin is configured in Digital mode; I/O port read is enabled

bit 5-0 Unimplemented: Read as '0'

REGISTER 11-24: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	r-1	r-1	r-1	r-1	r-1	r-1
	—	—	—	—	—	—	—
bit 7							bit 0
Legend:		r = Reserved	bit				

Legena.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **Reserved**: Maintain as '1'

REGISTER 11-25: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	_	—	—	—	_
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3RXR<5:0>: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

REGISTER 14-1:	ICxCON1: INPU	T CAPTURE x CONTRO	L REGISTER 1
----------------	---------------	--------------------	--------------

						11.0		
U-0	U-0	R/W-0	R/W-0		R/W-0	U-0	U-0	
	—	ICSIDL	ICTSEL2	ICTSEL1	ICISELO	—	—	
bit 15							bit 8	
11-0	R/\\/_0	R/W/-0	R-0 HSC	R-0 HSC	R/W-0	R/W/-0	R/W-0	
bit 7	1011	1010	1001	IODINE	101112	IOWIT	bit 0	
Legend:		HSC = Hardw	/are Settable/C	learable bit				
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is clea	ared	x = Bit is unkr	iown	
bit 15-14	Unimplemen	ted: Read as '	0'					
bit 13	ICSIDL: Inpu	t Capture x Sto	p in Idle Contro	ol bit				
	1 = Input Cap	oture x halts in	CPU Idle mode					
hit 40 40		oture x continue	es to operate in		e			
DIL 12-10	111 = System	s: Input Capture						
	110 = Reserv	ved	-)					
	101 = Reserv	ved						
	100 = Timer1	-						
	011 = IImers) I						
	001 = Timer2	2						
	000 = Timer3	3						
bit 9-7	Unimplemen	ted: Read as '	0'					
bit 6-5	ICI<1:0>: Inp	ut Capture x S	elect Number o	f Captures per	Interrupt bits			
	11 = Interrup	t on every fourt	h capture even	t				
	10 = Interrup	t on every third t on every seco	capture event	nt				
	00 = Interrup	t on every capt	ure event					
bit 4	ICOV: Input (Capture x Over	flow Status Flag	g bit (read-only)			
	1 = Input Ca	pture x overflow	v has occurred					
	0 = No Input	Capture x over	rflow has occur	red				
bit 3	ICBNE: Input	t Capture x Buf	fer Empty Statu	is bit (read-only	y)			
	1 = Input Ca	pture x buffer is pture x buffer is	s not empty, at	least one more	capture value	can be read		
bit 2-0	ICM<2:0>: In	put Capture x I	Vode Select bit	(1)				
	111 = Interru	upt mode: Input	Capture x fund	ctions as an inte	errupt pin only v	when the device	e is in Sleep or	
	Idle m	ode (rising edg	e detect only, a	all other control	bits are not ap	plicable)		
	110 = Unuse	ed (module is d	isabled)	t oth				
	101 = Presci	aler Capture m aler Capture m	ode: Capture o ode: Capture o	n every 16" ris n every 4 th risi	sing edge			
	011 = Simple	e Capture mod	e: Capture on e	every rising edg	ng cugc ge			
	010 = Simple	e Capture mod	e: Capture on e	every falling ed	ge			
	001 = Edge	Detect Capture	e mode: Captu	re on every ed	lge (rising and	falling); ICI<1:	0> bits do not	
	contro 000 = Input (Capture x mod	ule is turned of	f				

Note 1: The ICx input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

20.0 UNIVERSAL SERIAL BUS WITH ON-THE-GO SUPPORT (USB OTG)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "USB On-The-Go (OTG)" (DS39721), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

PIC24FJ1024GB610 family devices contain a fullspeed and low-speed compatible, On-The-Go (OTG) USB Serial Interface Engine (SIE). The OTG capability allows the device to act as either a USB peripheral device or as a USB embedded host with limited host capabilities. The OTG capability allows the device to dynamically switch from device to host operation using OTG's Host Negotiation Protocol (HNP).

For more details on OTG operation, refer to the "On-The-Go Supplement" to the "USB 2.0 Specification", published by the USB-IF. For more details on USB operation, refer to the "Universal Serial Bus Specification", v2.0.

The USB OTG module offers these features:

- USB Functionality in Device and Host modes, and OTG Capabilities for Application-Controlled mode Switching
- Software-Selectable module Speeds of Full Speed (12 Mbps) or Low Speed (1.5 Mbps available in Host mode only)
- Support for All Four USB Transfer Types: Control, Interrupt, Bulk and Isochronous
- 16 Bidirectional Endpoints for a Total of 32 Unique Endpoints
- DMA Interface for Data RAM Access
- Queues up to 16 Unique Endpoint Transfers without Servicing
- Integrated, On-Chip USB Transceiver with Support for Off-Chip Transceivers via a Digital Interface
- Integrated VBUS Generation with On-Chip Comparators and Boost Generation, and Support of External VBUS Comparators and Regulators through a Digital Interface
- Configurations for On-Chip Bus Pull-up and Pull-Down Resistors

A simplified block diagram of the USB OTG module is shown in Figure 20-1.

The USB OTG module can function as a USB peripheral device or as a USB host, and may dynamically switch between Device and Host modes under software control. In either mode, the same data paths and Buffer Descriptors (BDs) are used for the transmission and reception of data.

In discussing USB operation, this section will use a controller-centric nomenclature for describing the direction of the data transfer between the microcontroller and the USB. RX (Receive) will be used to describe transfers that move data from the USB to the microcontroller and TX (Transmit) will be used to describe transfers that move data from the microcontroller to the USB. Table 20-1 shows the relationship between data direction in this nomenclature and the USB tokens exchanged.

TABLE 20-1: CONTROLLER-CENTRIC DATA DIRECTION FOR USB HOST OR TARGET

	Direction				
USB WOUL	RX	ТХ			
Device	OUT or SETUP	IN			
Host	IN	OUT or SETUP			

This chapter presents the most basic operations needed to implement USB OTG functionality in an application. A complete and detailed discussion of the USB protocol and its OTG supplement are beyond the scope of this data sheet. It is assumed that the user already has a basic understanding of USB architecture and the latest version of the protocol.

Not all steps for proper USB operation (such as device enumeration) are presented here. It is recommended that application developers use an appropriate device driver to implement all of the necessary features. Microchip provides a number of application-specific resources, such as USB firmware and driver support. Refer to www.microchip.com/usb for the latest firmware and driver support.

20.1 Hardware Configuration

20.1.1 DEVICE MODE

20.1.1.1 D+ Pull-up Resistor

PIC24FJ1024GB610 family devices have a built-in 1.5 kΩ resistor on the D+ line that is available when the microcontroller is operating in Device mode. This is used to signal an external host that the device is operating in Full-Speed Device mode. It is engaged by setting the USBEN bit (U1CON<0>) and powering up the USB module (USBPWR = 1). If the OTGEN bit (U1OTGCON<2>) is set, then the D+ pull-up is enabled through the DPPULUP bit (U1OTGCON<7>).

20.1.1.2 The VBUS Pin

In order to meet the *"USB 2.0 Specification"* requirement, relating to the back drive voltage on the D+/Dpins, the USB module incorporates VBUS-level sensing comparators. When the comparators detect the VBUS level below the VA_SESS_VLD level, the hardware will automatically disable the D+ pull-up resistor described in **Section 20.1.1.1 "D+ Pull-up Resistor"**. This allows the device to automatically meet the back drive requirement for D+ and D-, even if the application firmware does not explicitly monitor the VBUS level. Therefore, the VBUS microcontroller pin should not be left floating in USB Device mode application designs, and should normally be connected to the VBUS pin on the USB connector/cable (either directly or through a small resistance \leq 100 ohms).

20.1.1.3 Power Modes

Many USB applications will likely have several different sets of power requirements and configuration. The most common power modes encountered are:

- · Bus Power Only mode
- · Self-Power Only mode
- Dual Power with Self-Power Dominance

Bus Power Only mode (Figure 20-2) is effectively the simplest method. All power for the application is drawn from the USB.

To meet the inrush current requirements of the *"USB 2.0 Specification"*, the total effective capacitance, appearing across VBUS and ground, must be no more than 10 μ F.

In the USB Suspend mode, devices must consume no more than 2.5 mA from the 5V VBUS line of the USB cable. During the USB Suspend mode, the D+ or D-pull-up resistor must remain active, which will consume some of the allowed suspend current.

In Self-Power Only mode (Figure 20-3), the USB application provides its own power, with very little power being pulled from the USB. Note that an attach indication is added to indicate when the USB has been connected and the host is actively powering VBUS.

To meet compliance specifications, the USB module (and the D+ or D- pull-up resistor) should not be enabled until the host actively drives VBUS high. One of the 5.5V tolerant I/O pins may be used for this purpose.

The application should never source any current onto the 5V VBUS pin of the USB cable when the USB module is operated in USB Device mode.

The Dual Power mode with Self-Power Dominance (Figure 20-4) allows the application to use internal power primarily, but switch to power from the USB when no internal power is available. Dual power devices must also meet all of the special requirements for inrush current and Suspend mode current previously described, and must not enable the USB module until VBUS is driven high.

FIGURE 20-2: BUS-POWERED INTERFACE EXAMPLE



FIGURE 20-3: SELF-POWER ONLY



FIGURE 20-4:

DUAL POWER EXAMPLE



^{© 2015-2016} Microchip Technology Inc.

REGISTER 20-6: U1STAT: USB STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R-0, HSC	U-0	U-0					
ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI ⁽¹⁾	_	—
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
----------	----------------------------

bit 7-4	ENDPT<3:0>: Number of the Last Endpoint Activity bits (Represents the number of the BDT updated by the last USB transfer.) 1111 = Endpoint 15 1110 = Endpoint 14 • • • • • • • • •
bit 3 bit 2 bit 1-0	 DIR: Last BD Direction Indicator bit 1 = The last transaction was a transmit transfer (TX) 0 = The last transaction was a receive transfer (RX) PPBI: Ping-Pong BD Pointer Indicator bit⁽¹⁾ 1 = The last transaction was to the odd BD bank 0 = The last transaction was to the even BD bank Unimplemented: Read as '0'

Note 1: This bit is only valid for endpoints with available even and odd BD registers.

REGISTER 20-11: U1SOF: USB OTG START-OF-TOKEN THRESHOLD REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	_	—	_		_
bit 15				-			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CN	<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable hit		U = Unimplen	nented bit read	1 as '0'	

R = Readable bit	vv = vvritable bit	$\mathbf{U} = \mathbf{U}$ nimplemented bit, read	las u
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **CNT<7:0>:** Start-of-Frame Size bits Value represents 10 + (packet size of n bytes). For example: 0100 1010 = 64-byte packet 0010 1010 = 32-byte packet 0001 0010 = 8-byte packet

© 2015-2016 Microchip Technology Inc.

REGISTER 20-17: U1IR: USB INTERRUPT STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 15							bit 8

R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS
STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF
bit 7 bit 0							

Legend:	U = Unimplemented bit, read as '0'					
R = Readable bit	K = Write '1' to Clear bit	HS = Hardware Settable bit				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8	Unimplemented: Read as '0'					
bit 7	STALLIF: STALL Handshake Interrupt bit					
	 1 = A STALL handshake was sent by the peripheral device during the handshake phase of the transaction in Device mode 0 = A STALL handshake has not been sent 					
hit 6						
bito	 1 = A peripheral attachment has been detected by the module; it is set if the bus state is not SE0 and there has been no bus activity for 2.5 μs 0 = No peripheral attachment has been detected 					
bit 5	RESUMEIF: Resume Interrupt bit					
	 1 = A K-state is observed on the D+ or D- pin for 2.5 μs (differential '1' for low speed, differential '0' for full speed) 0 = No K-state is observed 					
bit 4	IDLEIF: Idle Detect Interrupt bit					
• • •	 1 = Idle condition is detected (constant Idle state of 3 ms or more) 0 = No Idle condition is detected 					
bit 3	TRNIF: Token Processing Complete Interrupt bit					
	 1 = Processing of the current token is complete; read the U1STAT register for endpoint information 0 = Processing of the current token is not complete; clear the U1STAT register or load the next token from U1STAT 					
bit 2	SOFIF: Start-of-Frame Token Interrupt bit					
	 1 = A Start-of-Frame token is received by the peripheral or the Start-of-Frame threshold is reached by the host 0 = No Start-of-Frame token is received or threshold reached 					
hit 1	UFRRIF: USB Frror Condition Interrupt bit					
	 1 = An unmasked error condition has occurred; only error states enabled in the U1EIE register can set this bit 0 = No unmasked error condition has occurred 					
bit 0	DETACHIF: Detach Interrupt bit					
	 1 = A peripheral detachment has been detected by the module; Reset state must be cleared before this bit can be re-asserted 					
	0 = No peripheral detachment is detected. Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause all set bits, at the moment of the write, to become cleared.					
Note:	Individual bits can only be cleared by writing a '1' to the bit position as part of a word write operation on the					
	entire register. Using Boolean instructions or bitwise operations to write to a single bit position will cause					

all set bits, at the moment of the write, to become cleared.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		
CSDIS	CSP	CSPTEN	BEP	—	WRSP	RDSP	SM		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
ACKP	PTSZ1	PTSZ0		_	_		_		
bit 7							bit 0		
Legend:	- 1-14		L 14	II Inducedous		L = = (O)			
R = Readable		vv = vvritable	DIt	U = Unimplen	nented bit, read	as^{-1}			
	PUR	I = DILIS SEL			areu	X = DILISUNKI	IOWI		
bit 15	CSDIS: Chip	Select x Disabl	e bit						
	1 = Disables the Chip Select x functionality								
	0 = Enables the Chip Select x functionality								
bit 14	CSP: Chip Select x Polarity bit								
	1 = Active-high (PMCSx)								
hit 12	0 = ACTIVE-IOW (PMCSX)								
DIL 15	1 = PMCSy port is enabled								
	0 = PMCSx port is disabled								
bit 12	BEP: Chip Select x Nibble/Byte Enable Polarity bit								
	1 = Nibble/byte enable is active-high (PMBE0, PMBE1)								
bit 11	0 = Nibble/by	te enable is ac	tive-low (PMB	E0, PMBE1)					
DIL 11		Soloot x Write 9) Strobo Dolority	hit					
	Ear Slave modes and Master mode when SM = 0:								
	1 = Write strobe is active-high (PMWR)								
	0 = Write strobe is active-low (PMWR)								
	For Master mode when SM = 1:								
	1 = Enable strobe is active-high (PMENB)								
bit 9	RDSP: Chip Select x Read Strobe Polarity bit								
	For Slave modes and Master mode when $SM = 0$:								
	1 = Read strobe is active-high (PMRD)								
	0 = Read strobe is active-low (PMRD)								
	For Master mode when SM = 1: 1 = Read(write stroke is active-bigh(PMRD/PMW/P))								
	r = Read/Write strobe is active-lingr ($PWRD/PWWR$) 0 = Read/Write strobe is active-low ($PMRD/PWWR$)								
bit 8	SM: Chip Select x Strobe Mode bit								
	 1 = Reads/writes and enables strobes (PMRD/PMWR and PMENB) 0 = Reads and writes strobes (PMRD and PMWR) 								
bit 7	ACKP: Chip Select x Acknowledge Polarity bit								
	1 = ACK is active-high (PMACK1)								
bit 6-5	U = AUR is autive-tow (MWAURT) PTS7-1-0 Chin Select x Port Size hits								
	11 = Reserve	ed	0.1 0.20 010						
	10 = 16-bit p	ort size (PMD<	15:0>)						
	01 = 4-bit por	rt size (PMD<3:	0>)						
h:+ 4 C	00 = 8-bit po	rt size (PMD<7:	∪>) ,						
DIT 4-U	unimpiemen	itea: Read as 10	J						

REGISTER 21-5: PMCSxCF: EPMP CHIP SELECT x CONFIGURATION REGISTER

NOTES:



Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELoq, KEELoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2016, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-1204-5