

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj512gb610-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Number/Grid Locator							
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description
RA0	—	_	17	17	G3	G3	I/O	DIG/ST	PORTA Digital I/Os
RA1	—	—	38	38	J6	J6	I/O	DIG/ST	
RA2	—	_	58	58	H11	H11	I/O	DIG/ST	
RA3	—	_	59	59	G10	G10	I/O	DIG/ST	
RA4	—	—	60	60	G11	G11	I/O	DIG/ST	
RA5	—	_	61	61	G9	G9	I/O	DIG/ST	
RA6	—	_	91	91	C5	C5	I/O	DIG/ST	
RA7	—	—	92	92	B5	B5	I/O	DIG/ST	
RA9	—	_	28	28	L2	L2	I/O	DIG/ST	
RA10	—	_	29	29	K3	K3	I/O	DIG/ST	
RA14	—	—	66	66	E11	E11	I/O	DIG/ST	
RA15	—	_	67	67	E8	E8	I/O	DIG/ST	
RB0	16	16	25	25	K2	K2	I/O	DIG/ST	PORTB Digital I/Os
RB1	15	15	24	24	K1	K1	I/O	DIG/ST	
RB2	14	14	23	23	J2	J2	I/O	DIG/ST	
RB3	13	13	22	22	J1	J1	I/O	DIG/ST	
RB4	12	12	21	21	H2	H2	I/O	DIG/ST	
RB5	11	11	20	20	H1	H1	I/O	DIG/ST	
RB6	17	17	26	26	L1	L1	I/O	DIG/ST	
RB7	18	18	27	27	J3	J3	I/O	DIG/ST	
RB8	21	21	32	32	K4	K4	I/O	DIG/ST	
RB9	22	22	33	33	L4	L4	I/O	DIG/ST	
RB10	23	23	34	34	L5	L5	I/O	DIG/ST	
RB11	24	24	35	35	J5	J5	I/O	DIG/ST	
RB12	27	27	41	41	J7	J7	I/O	DIG/ST	
RB13	28	28	42	42	L7	L7	I/O	DIG/ST	
RB14	29	29	43	43	K7	K7	I/O	DIG/ST	
RB15	30	30	44	44	L8	L8	I/O	DIG/ST	
RC1	—	—	6	6	D1	D1	I/O	DIG/ST	PORTC Digital I/Os
RC2	—	—	7	7	E4	E4	I/O	DIG/ST	
RC3	—	—	8	8	E2	E2	I/O	DIG/ST	
RC4	—	—	9	9	E1	E1	I/O	DIG/ST	
RC12	39	39	63	63	F9	F9	I/O	DIG/ST	
RC13	47	47	73	73	C10	C10	I/O	DIG/ST	
RC14	48	48	74	74	B11	B11	I/O	DIG/ST	
RC15	40	40	64	64	F11	F11	I/O	DIG/ST	

#### TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output ST = Schmitt Trigger input buffer

 $I^2C = I^2C/SMBus$  input buffer XCVR = Dedicated Transceiver

# 4.2.5 EXTENDED DATA SPACE (EDS)

The Extended Data Space (EDS) allows PIC24F devices to address a much larger range of data than would otherwise be possible with a 16-bit address range. EDS includes any additional internal data memory not directly accessible by the lower 32-Kbyte data address space and any external memory through EPMP.

In addition, EDS also allows read access to the program memory space. This feature is called Program Space Visibility (PSV) and is discussed in detail in Section 4.3.3 "Reading Data from Program Memory Using EDS".

Figure 4-4 displays the entire EDS space. The EDS is organized as pages, called EDS pages, with one page equal to the size of the EDS window (32 Kbytes). A particular EDS page is selected through the Data Space Read Page register (DSRPAG) or the Data Space Write Page register (DSWPAG). For PSV, only the DSRPAG register is used. The combination of the DSRPAG register value and the 16-bit wide data address forms a 24-bit Effective Address (EA). The data addressing range of the PIC24FJ1024GA610/ GB610 family devices depends on the version of the Enhanced Parallel Master Port implemented on a particular device; this is, in turn, a function of device pin count. Table 4-12 lists the total memory accessible by each of the devices in this family. For more details on accessing external memory using EPMP, refer to the *"dsPIC33/ PIC24 Family Reference Manual"*, **"Enhanced Parallel Master Port (EPMP)"** (DS39730).

TABLE 4-12:	TOTAL ACCESSIBLE DATA
	MEMORY

Family	Internal RAM	External RAM Access Using EPMP
PIC24FJXXXGX610	32K	Up to 16 Mbytes
PIC24FJXXXGX606	32K	Up to 64K

**Note:** Accessing Page 0 in the EDS window will generate an address error trap as Page 0 is the base data memory (data locations, 0800h to 7FFFh, in the lower Data Space).



FIGURE 4-4: EXTENDED DATA SPACE

TABLE 0-2. INTERROFT VECTOR DETAILS (CONTINUED)	TABLE 8-2:	INTERRUPT VECTOR	DETAILS (	(CONTINUED)
---	------------	------------------	-----------	-------------

	IRQ	N/T A datases	Interrupt Bit Location			
Interrupt Source	#	IVI Address	Flag	Enable	Priority	
I2C1BC – I2C1 Bus Collision	84	0000BCh	IFS5<4>	IEC5<4>	I2C1BCInterrupt	
I2C2BC – I2C2 Bus Collision	85	0000BEh	IFS5<5>	IEC5<5>	I2C2BCInterrupt	
USB1 – USB1 Interrupt	86	0000C0h	IFS5<6>	IEC5<6>	USB1Interrupt	
U4E – UART4 Error	87	0000C2h	IFS5<7>	IEC5<7>	U4ErrInterrupt	
U4RX – UART4 Receiver	88	0000C4h	IFS5<8>	IEC5<8>	U4RXInterrupt	
U4TX – UART4 Transmitter	89	0000C6h	IFS5<9>	IEC5<9>	U4TXInterrupt	
SPI3 – SPI3 General	90	0000C8h	IFS5<10>	IEC5<10>	SPI3Interrupt	
SPI3TX – SPI3 Transfer Done	91	0000CAh	IFS5<11>	IEC5<11>	SPI3TXInterrupt	
_	92	92	—	—	—	
—	93	93	—	—	—	
CCP3 – Capture/Compare 3	94	0000D0h	IFS5<14>	IEC5<14>	CCP3Interrupt	
CCP4 – Capture/Compare 4	95	0000D2h	IFS5<15>	IEC5<15>	CCP4Interrupt	
CLC1 – Configurable Logic Cell 1	96	0000D4h	IFS6<0>	IEC6<0>	CLC1Interrupt	
CLC2 – Configurable Logic Cell 2	97	0000D6h	IFS6<1>	IEC6<1>	CLC2Interrupt	
CLC3 – Configurable Logic Cell 3	98	0000D8h	IFS6<2>	IEC6<2>	CLC3Interrupt	
CLC4 – Configurable Logic Cell 4	99	0000DAh	IFS6<3>	IEC6<3>	CLC4Interrupt	
—	100	—	—	—	—	
CCT1 – Capture/Compare Timer1	101	0000DEh	IFS6<5>	IEC6<5>	CCT1Interrupt	
CCT2 – Capture/Compare Timer2	102	0000E0h	IFS6<6>	IEC6<6>	CCT2Interrupt	
_	103	—	—	—	—	
_	104	—	—	—	—	
_	105	—	—	—	—	
FST – FRC Self-Tuning Interrupt	106	0000E8h	IFS6<10>	IEC6<10>	FSTInterrupt	
_	107	—	—	—	—	
_	108	—	—	—	—	
I2C3BC – I2C3 Bus Collision	109	0000EEh	IFS6<13>	IEC6<13>	I2C3BCInterrupt	
RTCCTS – Real-Time Clock Timestamp	110	0000F0h	IFS6<14>	IEC6<14>	RTCCTSInterrupt	
U5RX – UART5 Receiver	111	0000F2h	IFS6<15>	IEC6<15>	U5RXInterrupt	
U5TX – UART5 Transmitter	112	0000F4h	IFS7<0>	IEC7<0>	U5TXInterrupt	
U5E – UART5 Error	113	0000F6h	IFS7<1>	IEC7<1>	U5ErrInterrupt	
U6RX – UART6 Receiver	114	0000F8h	IFS7<2>	IEC7<2>	U6RXInterrupt	
U6TX – UART6 Transmitter	115	0000FAh	IFS7<3>	IEC7<3>	U6TXInterrupt	
U6E – UART6 Error	116	0000FCh	IFS7<4>	IEC7<4>	U6ErrInterrupt	
JTAG – JTAG	117	0000FEh	IFS7<5>	IEC7<5>	JTAGInterrupt	

# 8.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

#### 8.3.1 KEY RESOURCES

- "Interrupts" (DS70000600) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

# 8.4 Interrupt Control and Status Registers

PIC24FJ1024GA610/GB610 family devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON4
- IFS0 through IFS7
- IEC0 through IEC7
- IPC0 through IPC29
- INTTREG

# 8.4.1 INTCON1-INTCON4

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources.

The INTCON2 register controls global interrupt generation, the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table (AIVT).

The INTCON4 register contains the Software Generated Hard Trap bit (SGHT) and ECC Double-Bit Error (ECCDBE) trap.

# 8.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal, and is cleared via software.

# 8.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

# 8.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

#### 8.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number bits (VECNUM<7:0>) and Interrupt Priority Level bits (ILR<3:0>) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 8-2. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

# 8.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers refer to "CPU with Extended Data Space (EDS)" (DS39732) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit, which together with the IPL<2:0> bits, also indicates the current CPU Interrupt Priority Level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 8-3 through Register 8-6 in the following pages.

### REGISTER 8-5: INTCON4: INTERRUPT CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
-	—	—	—	—	—	—	_
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/C-0	R/C-0
—	—	—	—	—	—	ECCDBE	SGHT
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

bit 1 ECCDBE: ECC Double-Bit Error Trap bit 1 = ECC Double-Bit Error trap has occurred 0 = ECC Double-Bit Error trap has not occurred

bit 0 SGHT: Software Generated Hard Trap Status bit

1 = Software generated hard trap has occurred

0 = Software generated hard trap has not occurred

DAMA		DAMA	D/4/ 4		DAMO		DAMA
R/W-U	0-0	R/W-U	R/W-1	R-U	R/W-0	R-U	R/W-U
SIEN		STSIDL	SISRC	SILOCK	SILPOL	STOR	STORPOL
bit 15							bit 8
U-0	<u>U-0</u>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		TUN5 <sup>(2)</sup>	TUN4 <sup>(2)</sup>	TUN3(2)	TUN2 <sup>(2)</sup>	TUN1 <sup>(2)</sup>	TUN0 <sup>(2)</sup>
bit 7							bit 0
<b></b>							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	<b>STEN:</b> FRC S 1 = FRC self- 0 = FRC self-	Self-Tune Enab -tuning is enabl -tuning is disab	le bit ed; TUNx bits led; applicatior	are controlled I n may optionall	by hardware y control the Tl	JNx bits	
bit 14	Unimplemen	ted: Read as '	)'				
bit 13	STSIDL: FRC	Self-Tune Sto	p in Idle bit				
	1 = Self-tunin	ng stops during	Idle mode				
	0 = Self-tunir	ng continues du	ring Idle mode	. (4)			
bit 12	STSRC: FRC	Self-Tune Ref	erence Clock S	Source bit <sup>(1)</sup>			
	1 = FRC is tu 0 = FRC is tu	ined to approxi ined to approxi	mately match t mately match t	he USB host cl he 32.768 kHz	lock tolerance SOSC tolerand	ce	
bit 11	STLOCK: FR	C Self-Tune Lo	ock Status bit				
	1 = FRC acci 0 = FRC acci	uracy is current uracy may not l	ly within ±0.2% be within ±0.2%	% of the STSR0 % of the STSR0	C reference acc C reference acc	uracy curacy	
bit 10	STLPOL: FR	C Self-Tune Lo	ck Interrupt Pc	larity bit			
	1 = A self-tur 0 = A self-tur	ne lock interrup ne lock interrup	t is generated t	when STLOCK when STLOCK	is '0' is '1'		
bit 9	STOR: FRC S	Self-Tune Out c	of Range Status	s bit			
	1 = STSRC r 0 = STSRC r	eference clock eference clock	error is beyon	d the range of <sup>-</sup> inable range: tu	TUN<5:0>; no t Ining is perform	uning is perfor	med
bit 8	STORPOL: F	RC Self-Tune (	Out of Range I	nterrupt Polarit	v bit		
	<ul> <li>1 = A self-tune out of range interrupt is generated when STOR is '0'</li> <li>0 = A self-tune out of range interrupt is generated when STOR is '1'</li> </ul>						
bit 7-6	Unimplemen	ted: Read as '	)'				
bit 5-0	TUN<5:0>: FI	RC Oscillator T	uning bits <sup>(2)</sup>				
	011111 = Maximum frequency deviation						
	• • •						
	000001 = 0000000 = Ce 111111 =	nter frequency,	oscillator is ru	nning at factor	y calibrated free	quency	
	•••						
	100001 = 100000 = Mir	nimum freauen	cv deviation				
	f - 14 1		,				

#### REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

- Note 1: Use of either clock tuning reference source has specific application requirements. See Section 9.5 "FRC Active Clock Tuning" for details.
  - **2:** These bits are read-only when STEN = 1.

#### 9.6.1 CONSIDERATIONS FOR USB OPERATION

When using the USB On-The-Go module in PIC24FJ1024GA610/GB610 devices, users must always observe these rules in configuring the system clock:

- The system clock frequency must be 16 MHz or 32 MHz. System clock frequencies below 16 MHz are not allowed for USB module operation.
- The Oscillator modes listed in Table 9-3 are the only oscillator configurations that permit USB operation. There is no provision to provide a separate external clock source to the USB module.
- For USB operation, the selected clock source (EC, HS or XT) must meet the USB clock tolerance requirements.
- When the FRCPLL Oscillator mode is used for USB applications, the FRC self-tune system should be used as well. While the FRC is accurate, the only two ways to ensure the level of accuracy, required by the "USB 2.0 Specification" throughout the application's operating range, are either the self-tune system or manually changing the TUN<5:0> bits.

- The user must always ensure that the FRC source is configured to provide a frequency of 4 MHz or 8 MHz (RCDIV<2:0> = 001 or 000) and that the USB PLL prescaler is configured appropriately.
- All other Oscillator modes are available; however, USB operation is not possible when these modes are selected. They may still be useful in cases where other power levels of operation are desirable and the USB module is not needed (e.g., the application is Sleeping and waiting for a bus attachment).

# 9.7 Reference Clock Output

In addition to the CLKO output (Fosc/2), the PIC24FJ1024GA610/GB610 family devices can be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application. CLKO is enabled by Configuration bit, OSCIOFCN, and is independent of the REFO reference clock. REFO is mappable to any I/O pin that has mapped output capability. Refer to Table 11-4 for more information. The REFO module block diagram is shown on Figure 9-3.

# FIGURE 9-3: REFERENCE CLOCK GENERATOR



# 10.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- · A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

#### 10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

#### 10.2.4 LOW-VOLTAGE RETENTION REGULATOR

PIC24FJ1024GA610/GB610 family devices incorporate a second on-chip voltage regulator, designed to provide power to select microcontroller features at 1.2V nominal. This regulator allows features, such as data RAM and the WDT, to be maintained in power-saving modes where they would otherwise be inactive, or maintain them at a lower power than would otherwise be the case.

Retention Sleep uses less power than standard Sleep mode, but takes more time to recover and begin execution. An additional 20-35  $\mu$ S (typical) is required to charge VCAP from 1.2V to 1.8V and start to execute instructions when exiting Retention Sleep.

The VREGS bit allows the control of speed to exit from the Sleep modes (regular and Retention) at the cost of more power. The regulator band gaps are enabled when VREGS = 1, which increases the current but reduces time to recover from Sleep by ~10  $\mu$ S.

The low-voltage retention regulator is only available when Sleep mode is invoked. It is controlled by the LPCFG Configuration bit (FPOR<2>) and in firmware by the RETEN bit (RCON<12>). LPCFG must be programmed (= 0) and the RETEN bit must be set (= 1) for the regulator to be enabled.

### 10.2.5 EXITING FROM LOW-VOLTAGE RETENTION SLEEP

All of the standard methods for exiting from standard Sleep also apply to Retention Sleep (MCLR, INTO, etc.). However, in order to allow the regulator to switch from 1.8V (operating) to Retention mode (1.2V), there is a hardware 'lockout timer' from the execution of Retention Sleep until Retention Sleep can be exited. During the 'lockout time', the only method to exit Retention Sleep is a POR or MCLR. Interrupts that are asserted (such as INTO) during the 'lockout time' are masked. The lockout timer then sets a minimum interval from when the part enters Retention Sleep until it can exit from Retention Sleep. Interrupts are not 'held pending' during lockout; they are masked and in order to exit after the lockout expires, the exiting source must assert after the lockout time.

The lockout timer is derived from the LPRC clock, which has a wide (untrimmed) frequency tolerance. The lockout time will be one of the following two cases:

- If the LPRC was not running at the time of Retention Sleep, the lockout time is 2 LPRC periods + LPRC wake-up time
- If the LPRC was running at the time of Retention Sleep, the lockout time is 1 LPRC period

Refer to Table 33-20 and Table 33-21 in the AC Electrical Specifications for the LPRC timing.

#### 10.2.6 SUMMARY OF LOW-POWER SLEEP MODES

The RETEN bit and the VREGS bit (RCON<8>) allow for four different Sleep modes, which will vary by wakeup time and power consumption. Refer to Table 10-1 for a summary of these modes. Specific information about the current consumption and wake times can be found in **Section 33.0 "Electrical Characteristics"**.

TABLE 10-1: LOW-POWER SLEEP MODES

RETEN	VREGS	Mode	Relative Power (1 = Lowest)
0	0	Sleep	3
0	1	Fast Wake-up	4
1	0	Retention Sleep	1
1	1	Fast Retention	2

# REGISTER 11-8: IOCSTAT: INTERRUPT-ON-CHANGE STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/HS/HC-0						
—	IOCPGF	IOCPFF	IOCPEF	IOCPDF	IOCPCF	IOCPBF	IOCPAF
bit 7							bit 0

Legend: HS = Hardware Settable bit		Hardware Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-7	Unimplemented: Read as '0'						
bit 6	IOCPGF: Interrupt-on-Change PORTG Flag bit						
	<ul> <li>1 = A change was detected on an IOC-enabled pin on PORTG</li> <li>0 = No change was detected or the user has cleared all detected changes</li> </ul>						
bit 5	IOCPFF: Interrupt-on-Change PORTF Flag bit						
	<ul> <li>1 = A change was detected on an IOC-enabled pin on PORTF</li> <li>0 = No change was detected or the user has cleared all detected changes</li> </ul>						
bit 4	IOCPEF: Interrupt-on-Change PORTE Flag bit						
	<ul> <li>1 = A change was detected on an IOC-enabled pin on PORTE</li> <li>0 = No change was detected or the user has cleared all detected changes</li> </ul>						
bit 3	IOCPDF: Interrupt-on-Change PORTD Flag bit						
	<ul> <li>1 = A change was detected on an IOC-enabled pin on PORTD</li> <li>0 = No change was detected or the user has cleared all detected changes</li> </ul>						
bit 2	IOCPCF: Interrupt-on-Change PORTC Flag bit						
	<ul> <li>1 = A change was detected on an IOC-enabled pin on PORTC</li> <li>0 = No change was detected or the user has cleared all detected changes</li> </ul>						
bit 1	IOCPBF: Interrupt-on-Change PORTB Flag bit						
	<ul> <li>1 = A change was detected on an IOC-enabled pin on PORTB</li> <li>0 = No change was detected or the user has cleared all detected changes</li> </ul>						
bit 0	IOCPAF: Interrupt-on-Change PORTA Flag bit						
	<ul> <li>1 = A change was detected on an IOC-enabled pin on PORTA</li> <li>0 = No change was detected, or the user has cleared all detected change</li> </ul>						

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0
bit 7							bit 0

# REGISTER 11-50: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14

Legend:					
R = Readable bit	Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP29R<5:0>: RP29 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP29 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP28R<5:0>: RP28 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP28 (see Table 11-4 for peripheral function numbers).

### REGISTER 11-51: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP31R5 <sup>(1)</sup>	RP31R4 <sup>(1)</sup>	RP31R3 <sup>(1)</sup>	RP31R2 <sup>(1)</sup>	RP31R1 <sup>(1)</sup>	RP31R0 <sup>(1)</sup>
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP30R5 <sup>(2)</sup>	RP30R4 <sup>(2)</sup>	RP30R3 <sup>(2)</sup>	RP30R2 <sup>(2)</sup>	RP30R1 <sup>(2)</sup>	RP30R0 <sup>(2)</sup>
bit 7							bit 0

Legend:						
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP31R<5:0>:** RP31 Output Pin Mapping bits<sup>(1)</sup>

Peripheral Output Number n is assigned to pin, RP31 (see Table 11-4 for peripheral function numbers).bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP30R<5:0>:** RP30 Output Pin Mapping bits<sup>(2)</sup> Peripheral Output Number n is assigned to pin, RP30 (see Table 11-4 for peripheral function numbers).

Note 1: These pins are not available in 64-pin devices.

2: These pins are not available on the PIC24FJXXXGB606.



#### FIGURE 15-1: OUTPUT COMPARE x BLOCK DIAGRAM (16-BIT MODE)

15.2 Compare Operations

In Compare mode (Figure 15-1), the output compare module can be configured for Single-Shot or Continuous mode pulse generation. It can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins if available on the OCx module you are using. Otherwise, configure the dedicated OCx output pins.
- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS Duty Cycle registers:
  - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
  - b) Calculate the time to the rising edge of the output pulse relative to the timer start value (0000h).
  - c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.

- 3. Write the rising edge value to OCxR and the falling edge value to OCxRS.
- 4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
- 5. Set the OCM<2:0> bits for the appropriate compare operation (= 0xx).
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure Trigger operation and TRIGSTAT to select a hardware or software Trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL<4:0> bits to configure the Trigger or Sync source. If free-running timer operation is required, set the SYNCSELx bits to '00000' (no Sync/Trigger source).
- Select the time base source with the OCTSEL<2:0> bits. If necessary, set the TON bit for the selected timer, which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a Trigger source event occurs.

# 16.5 Auxiliary Output

The MCCPx and SCCPx modules have an auxiliary (secondary) output that provides other peripherals access to internal module signals. The auxiliary output is intended to connect to other MCCPx or SCCPx modules, or other digital peripherals, to provide these types of functions:

- Time Base Synchronization
- Peripheral Trigger and Clock Inputs
- Signal Gating

The type of output signal is selected using the AUXOUT<1:0> control bits (CCPxCON2H<4:3>). The type of output signal is also dependent on the module operating mode.

On the PIC24FJ1024GA610/GB610 family of devices, only the CTMU discharge Trigger has access to the auxiliary output signal.

AUXOUT<1:0>	CCSEL	MOD<3:0>	Comments	Signal Description
00	х	xxxx	Auxiliary Output Disabled	No Output
01	0	0000	Time Base Modes	Time Base Period Reset or Rollover
10				Special Event Trigger Output
11				No Output
01	0	0001	Output Compare Modes	Time Base Period Reset or Rollover
10		through		Output Compare Event Signal
11				Output Compare Signal
01	1	xxxx	Input Capture Modes	Time Base Period Reset or Rollover
10				Reflects the Value of the ICDIS bit
11				Input Capture Event Signal

# TABLE 16-4: AUXILIARY OUTPUT

# REGISTER 17-11: SPIxURDTL: SPIx UNDERRUN DATA REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			URDA	ATA<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			URD	ATA<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit $W = Writable bit$			LL = LInimplemented bit read as '0'					

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 URDATA<15:0>: SPIx Underrun Data bits These bits are only used when URDTEN = 1. This register holds the data to transmit when a Transmit Underrun condition occurs. When the MODE<32,16> or WLENGTH<4:0> bits select 16 to 9-bit data, the SPIx only uses URDATA<15:0>. When the MODE<32,16> or WLENGTH<4:0> bits select 8 to 2-bit data, the SPIx only uses URDATA<7:0>.

#### REGISTER 17-12: SPIxURDTH: SPIx UNDERRUN DATA REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			URDA	ATA<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			URDA	ATA<23:16>			
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable bit	t U = Unimplemented bit, read as '0'				

#### bit 15-0 URDATA<31:16>: SPIx Underrun Data bits

'1' = Bit is set

These bits are only used when URDTEN = 1. This register holds the data to transmit when a Transmit Underrun condition occurs.

'0' = Bit is cleared

When the MODE<32,16> or WLENGTH<4:0> bits select 32 to 25-bit data, the SPIx only uses URDATA<15:0>. When the MODE<32,16> or WLENGTH<4:0> bits select 24 to 17-bit data, the SPIx only uses URDATA<7:0>.

-n = Value at POR

x = Bit is unknown

# REGISTER 18-1: I2CxCONL: I2Cx CONTROL REGISTER LOW (CONTINUED)

bit 7		<b>GCEN:</b> General Call Enable bit (I <sup>2</sup> C Slave mode only)
		<ul> <li>1 = Enables interrupt when a general call address is received in I2CxRSR; module is enabled for reception</li> <li>0 = General call address is disabled.</li> </ul>
bit 6		STREN: SCLx Clock Stretch Enable bit
		In I <sup>2</sup> C Slave mode only; used in conjunction with the SCLREL bit. 1 = Enables clock stretching 0 = Disables clock stretching
bit 5		ACKDT: Acknowledge Data bit
		In I <sup>2</sup> C Master mode during Master Receive mode. The value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.
		In I <sup>2</sup> C Slave mode when AHEN = 1 or DHEN = 1. The value that the slave will transmit when it initiates an Acknowledge sequence at the end of an address or data reception. 1 = NACK is sent 0 = ACK is sent
bit 4		ACKEN: Acknowledge Sequence Enable bit
		In I <sup>2</sup> C Master mode only; applicable during Master Receive mode. 1 = Initiates Acknowledge sequence on SDAx and SCLx pins, and transmits ACKDT data bit 0 = Acknowledge sequence is Idle
bit 3		<b>RCEN:</b> Receive Enable bit (I <sup>2</sup> C Master mode only)
		1 = Enables Receive mode for $l^2C$ ; automatically cleared by hardware at end of 8-bit receive data byte 0 = Receive sequence is not in progress
bit 2		<b>PEN:</b> Stop Condition Enable bit (I <sup>2</sup> C Master mode only)
		<ul> <li>1 = Initiates Stop condition on SDAx and SCLx pins</li> <li>0 = Stop condition is Idle</li> </ul>
bit 1		RSEN: Restart Condition Enable bit (I <sup>2</sup> C Master mode only)
		<ul> <li>1 = Initiates Restart condition on SDAx and SCLx pins</li> <li>0 = Restart condition is Idle</li> </ul>
bit 0		SEN: Start Condition Enable bit (I <sup>2</sup> C Master mode only)
		<ul> <li>1 = Initiates Start condition on SDAx and SCLx pins</li> <li>0 = Start condition is Idle</li> </ul>
Note	1:	Automatically cleared to '0' at the beginning of slave transmission; automatically cleared to '0' at the end of slave reception. The user software must provide a delay between writing to the transmit buffer and setting the SCLREL bit. This delay must be greater than the minimum set up time for slave transmissions,

- as specified in Section 33.0 "Electrical Characteristics".
  - **2:** Automatically cleared to '0' at the beginning of slave transmission.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCSAMP7	PWCSAMP6	PWCSAMP5	PWCSAMP4	PWCSAMP3	PWCSAMP2	PWCSAMP1	PWCSAMP0
bit 15					•	•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PWCSTAB7	PWCSTAB6	PWCSTAB5	PWCSTAB4	PWCSTAB3	PWCSTAB2	PWCSTAB1	PWCSTAB0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unknown	
bit 15-8 bit 7-0	PWCSAMP<7 1111111 = S 1111110 = S 00000001 = S 00000000 = N PWCSTAB<7: 1111111 = S 1111111 = S 1111111 = S 00000001 = S 00000000 = N	:0>: Power Cor ample window is ample window is o sample windo 0>: Power Con Stability window Stability window	htrol Sample W s always enable s 254 TPWCCLK clo w trol Stability Wi is 255 TPWCCL is 254 TPWCCL is 1 TPWCCLK c low; sample wir	indow Timer bit d, even when P clock periods ock period indow Timer bits κ clock periods κ clock periods	s WCEN = 0 s(1) en the alarm ev	vent triggers	

### REGISTER 22-5: RTCCON3L: RTCC CONTROL REGISTER 3 (LOW)

Note 1: The sample window always starts when the stability window timer expires, except when its initial value is 00h.

# REGISTER 23-3: CRCXORL: CRC XOR POLYNOMIAL REGISTER, LOW BYTE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	X<15:8>							
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
			X<7:1>				—	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit U = Unimplement		nented bit, rea	d as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		iown		

bit 15-1 X<15:1>: XOR of Polynomial Term x<sup>n</sup> Enable bits

bit 0 Unimplemented: Read as '0'

#### REGISTER 23-4: CRCXORH: CRC XOR POLYNOMIAL REGISTER, HIGH BYTE

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	23:16>			
bit 7						bit 0	
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-0 X<31:16>: XOR of Polynomial Term x<sup>n</sup> Enable bits

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	
_		CTMEN<30:28>				CTMEN	<25:24>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CTMEN	<23:16> <b>(1)</b>				
bit 7							bit 0	
Legend:								
R = Readat	ole bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15	Unimpleme	nted: Read as '0'						
bit 14-12	CTMEN<30	:28>: CTMU Enable	ed During C	Conversion bits				
	1 = CTMU is 0 = CTMU is	s enabled and conn s not connected to t	ected to the	e selected chanı	nel during con	/ersion		
bit 11-10	Unimplemented: Read as '0'							
bit 9-0	CTMEN<25	CTMEN<25:16>: CTMU Enabled During Conversion bits <sup>(1)</sup>						
	1 = CTMU is 0 = CTMU is	s enabled and conn s not connected to t	lected to the this channe	e selected chani	nel during con	version		

# REGISTER 25-12: AD1CTMENH: A/D CTMU ENABLE REGISTER (HIGH WORD)

Note 1: CTMEN<23:16> bits are not available on 64-pin parts.

# REGISTER 25-13: AD1CTMENL: A/D CTMU ENABLE REGISTER (LOW WORD)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CTM	EN<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CTM	/IEN<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
-							

bit 15-0 **CTMEN<15:0>:** CTMU Enabled During Conversion bits 1 = CTMU is enabled and connected to the selected channel during conversion 0 = CTMU is not connected to this channel NOTES:

# 33.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ1024GA610/GB610 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ1024GA610/GB610 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

# Absolute Maximum Ratings<sup>(†)</sup>

t

Ambient temperature under bias	40°C to +85°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any general purpose digital or analog pin (not 5.5V tolera	nt) with respect to Vss0.3V to (VDD + 0.3V)
Voltage on any general purpose digital or analog pin (5.5V tolerant, i	ncluding MCLR) with respect to Vss:
When VDD = 0V:	-0.3V to +4.0V
When $V_{DD} \ge 2.0V$ :	-0.3V to +6.0V
Voltage on AVDD with respect to Vss	(VDD – 0.3V) to (lesser of: 4.0V or (VDD + 0.3V))
Voltage on AVss with respect to Vss	-0.3V to +0.3V
Maximum current out of Vss pin	
Maximum current into VDD pin (Note 1)	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports (Note 1)	

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 33-1).

**NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### 100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B