

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

2 0 0 0 0 0	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, PMP, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, HLVD, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (170K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj512gb610t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin N	umber/Gri	d Locator						
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description	
IOCD0	46	46	72	72	D9	D9	Ι	ST	PORTD Interrupt-on-Change	
IOCD1	49	49	76	76	A11	A11	Ι	ST		
IOCD2	50	50	77	77	A10	A10	Ι	ST		
IOCD3	51	51	78	78	B9	B9	Ι	ST		
IOCD4	52	52	81	81	C8	C8	Ι	ST		
IOCD5	53	53	82	82	B8	B8	Ι	ST		
IOCD6	54	54	83	83	D7	D7	Ι	ST		
IOCD7	55	55	84	84	C7	C7	Ι	ST		
IOCD8	42	42	68	68	E9	E9	Ι	ST		
IOCD9	43	43	69	69	E10	E10	Ι	ST		
IOCD10	44	44	70	70	D11	D11	Ι	ST		
IOCD11	45	45	71	71	C11	C11	Ι	ST		
IOCD12	_	_	79	79	A9	A9	Ι	ST		
IOCD13	_	—	80	80	D8	D8	Ι	ST		
IOCD14	—	—	47	47	L9	L9	Ι	ST		
IOCD15	_	_	48	48	K9	K9	Ι	ST		
IOCE0	60	60	93	93	A4	A4	Ι	ST	PORTE Interrupt-on-Change	
IOCE1	61	61	94	94	B4	B4	Ι	ST		
IOCE2	62	62	98	98	B3	B3	Ι	ST		
IOCE3	63	63	99	99	A2	A2	Ι	ST		
IOCE4	64	64	100	100	A1	A1	Ι	ST		
IOCE5	1	1	3	3	D3	D3	Ι	ST		
IOCE6	2	2	4	4	C1	C1	Ι	ST		
IOCE7	3	3	5	5	D2	D2	Ι	ST		
IOCE8		_	18	18	G1	G1	Ι	ST		
IOCE9	_	_	19	19	G2	G2	Ι	ST		

#### TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output ST = Schmitt Trigger input buffer

 $I^2C = I^2C/SMBus$  input buffer XCVR = Dedicated Transceiver

		Pin N	umber/Gri	d Locator					
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description
OCM2A	6	6	12	12	F2	F2	0	DIG	MCCP2 Outputs
OCM2B	8	8	14	14	F3	F3	0	DIG	
OCM2C	_	—	7	7	E4	E4	0	DIG	
OCM2D	_	_	8	8	E2	E2	0	DIG	
OCM2E	_	—	96	96	C3	C3	0	DIG	
OCM2F	_	_	97	97	A3	A3	0	DIG	
ОСМЗА	11	11	20	20	H1	H1	0	DIG	MCCP3 Outputs
OCM3B	12	12	21	21	H2	H2	0	DIG	
OCM3C	_	_	9	9	E1	E1	0	DIG	
OCM3D	_	_	17	17	G3	G3	0	DIG	
OCM3E	_	_	79	79	A9	A9	0	DIG	
OCM3F	_	_	80	80	D8	D8	0	DIG	
OSCI	39	39	63	63	F9	F9	I	ANA/ ST	Main Oscillator Input Connection
OSCO	40	40	64	64	F11	F11	0	ANA	Main Oscillator Output Connection
PGEC1	15	15	24	24	K1	K1	I	ST	ICSP™ Programming Clock
PGEC2	17	17	26	26	L1	L1	Ι	ST	
PGEC3	11	11	20	20	H1	H1	I	ST	
PGED1	16	16	25	25	K2	K2	I/O	DIG/ST	ICSP Programming Data
PGED2	18	18	27	27	J3	J3	I/O	DIG/ST	
PGED3	12	12	21	21	H2	H2	I/O	DIG/ST	
PMA0/ PMALL	30	30	44	44	L8	L8	I/O	DIG/ ST/TTL	Parallel Master Port Address<0>/ Address Latch Low
PMA1/ PMALH	29	29	43	43	K7	K7	I/O	DIG/ ST/TTL	Parallel Master Port Address<1>/ Address Latch High
PMA14/ PMCS1	45	45	71	71	C11	C11	I/O	DIG/ ST/TTL	Parallel Master Port Address<14>/ Slave Chip Select/Chip Select 1 Strobe
PMA15/ PMCS2	44	44	70	70	D11	D11	I/O	DIG/ ST/TTL	Parallel Master Port Address<15>/ Chip Select 2 Strobe
PMA6	16	16	29	29	K3	K3	0	DIG	Parallel Master Port Address
PMA7	22	22	28	28	L2	L2	0	DIG	

#### TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output ST = Schmitt Trigger input buffer  $I^2C = I^2C/SMBus$  input buffer

XCVR = Dedicated Transceiver

		Pin N	umber/Gri	d Locator					
Pin Function	GA606 64-Pin QFN/TQFP/ QFP	GB606 64-Pin QFN/ TQFP/QFP	GA610 100-Pin TQFP/ QFP	GB610 100-Pin TQFP/ QFP	GA612 121-Pin BGA	GB612 121-Pin BGA	I/O	Input Buffer	Description
RP0	16	16	25	25	K2	K2	I/O	DIG/ST	Remappable Peripherals
RP1	15	15	24	24	K1	K1	I/O	DIG/ST	(input or output)
RP2	42	42	68	68	E9	E9	I/O	DIG/ST	
RP3	44	44	70	70	D11	D11	I/O	DIG/ST	
RP4	43	43	69	69	E10	E10	I/O	DIG/ST	
RP5	_	—	48	48	K9	K9	I/O	DIG/ST	
RP6	17	17	26	26	L1	L1	I/O	DIG/ST	
RP7	18	18	27	27	J3	J3	I/O	DIG/ST	
RP8	21	21	32	32	K4	K4	I/O	DIG/ST	
RP9	22	22	33	33	L4	L4	I/O	DIG/ST	
RP10	31	31	49	49	L10	L10	I/O	DIG/ST	
RP11	46	46	72	72	D9	D9	I/O	DIG/ST	
RP12	45	45	71	71	C11	C11	I/O	DIG/ST	
RP13	14	14	23	23	J2	J2	I/O	DIG/ST	
RP14	29	29	43	43	K7	K7	I/O	DIG/ST	
RP15	_	_	53	53	J10	J10	I/O	DIG/ST	
RP16	33	33	51	51	K10	K10	I/O	DIG/ST	
RP17	32	32	50	50	L11	L11	I/O	DIG/ST	
RP18	11	11	20	20	H1	H1	I/O	DIG/ST	
RP19	6	6	12	12	F2	F2	I/O	DIG/ST	
RP20	53	53	82	82	B8	B8	I/O	DIG/ST	
RP21	4	4	10	10	E3	E3	I/O	DIG/ST	
RP22	51	51	78	78	B9	B9	I/O	DIG/ST	
RP23	50	50	77	77	A10	A10	I/O	DIG/ST	
RP24	49	49	76	76	A11	A11	I/O	DIG/ST	
RP25	52	52	81	81	C8	C8	I/O	DIG/ST	
RP26	5	5	11	11	F4	F4	I/O	DIG/ST	
RP27	8	8	14	14	F3	F3	I/O	DIG/ST	
RP28	12	12	21	21	H2	H2	I/O	DIG/ST	
RP29	30	30	44	44	L8	L8	I/O	DIG/ST	
RP30	34	_	52	52	K11	K11	I/O	DIG/ST	
RP31	_	—	39	39	L6	L6	I/O	DIG/ST	

#### TABLE 1-3: PIC24FJ1024GA610/GB610 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output DIG = Digital input/output ST = Schmitt Trigger input buffer  $I^2C = I^2C/SMBus$  input buffer

I<sup>2</sup>C = I<sup>2</sup>C/SMBus input buffer XCVR = Dedicated Transceiver

# 7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "dsPIC33/PIC24 Family Reference Manual", "Reset" (DS39712), which is available from the Microchip web site (www.microchip.com). The information in this data sheet supersedes the information in the FRM.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.


Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). A POR will clear all bits, except for the BOR and POR (RCON<1:0>) bits, which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this data sheet.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register values after a device Reset will be meaningful.

#### FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM



© 2015-2016 Microchip Technology Inc.

Oscillator Mode	Oscillator Source	FNOSC<2:0>	Notes						
Oscillator with Frequency Division (OSCFDIV)	Internal/External	111	1, 2, 3						
Digitally Controlled Oscillator (DCO)	Internal	110	3						
Low-Power RC Oscillator (LPRC)	Internal	101	3						
Secondary (Timer1) Oscillator (SOSC)	Secondary	100	3						
Primary Oscillator (XT, HS or EC) with PLL Module	Primary	011	4						
Primary Oscillator (XT, HS or EC)	Primary	010	4						
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	3							
Fast RC Oscillator (FRC)	Internal	000	3						

#### TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

**Note 1:** The input oscillator to the OSCFDIV Clock mode is determined by the RCDIV<2:0> (CLKDIV<10:8) bits. At POR, the default value selects the FRC module.

- **2:** This is the default oscillator mode for an unprogrammed (erased) device.
- 3: OSCO pin function is determined by the OSCIOFCN Configuration bit.
- 4: The POSCMD<1:0> Configuration bits select the oscillator driver mode (XT, HS or EC).

### 9.3 Control Registers

The operation of the oscillator is controlled by five Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN
- OSCDIV
- OSCFDIV

In addition, two registers are used to control the DCO:

- DCOCON
- DCOTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. OSCCON is protected by a write lock to prevent inadvertent clock switches. See **Section 9.4 "Clock Switching Operation**" for more information. The CLKDIV register (Register 9-2) controls the features associated with Doze mode, as well as the postscalers for the OSCFDIV Clock mode and the PLL module.

The OSCTUN register (Register 9-3) allows the user to fine-tune the FRC Oscillator over a range of approximately  $\pm 1.5\%$ . It also controls the FRC self-tuning features described in **Section 9.5 "FRC Active Clock Tuning"**.

The OSCDIV and OSCFDIV registers provide control for the system Oscillator Frequency Divider.

#### 9.3.1 DCO OVERVIEW

The DCO (Digitally Controlled Oscillator) is a lowpower alternative to the FRC. It can generate a wider selection of operating frequencies and can be trimmed to correct process variations if an exact frequency is required. However, the DCO is not designed for use with USB applications and cannot meet USB timing restrictions.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_	_	_	_	_	CMPMD	RTCCMD	PMPMD			
bit 15							bit			
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
CRCMD	—	—		U3MD	I2C3MD	I2C2MD	_			
bit 7		• •					bit			
<u> </u>										
Legend:	la hit	$\Lambda I = \Lambda I = 1$	L:4		anted bit was					
R = Readab		W = Writable		•	nented bit, read					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15-11	Unimplemen	ted: Read as '	٥'							
bit 10	-			le hit						
bit 10 <b>CMPMD:</b> Triple Comparator Module Disable bit 1 = Module is disabled										
	0 = Module power and clock sources are enabled									
bit 9		TCC Module Di								
	1 = Module is disabled									
	0 = Module p	power and cloc	k sources are	enabled						
bit 8	PMPMD: Enl	nanced Parallel	Master Port D	Disable bit						
	<ul> <li>1 = Module is disabled</li> <li>0 = Module power and clock sources are enabled</li> </ul>									
				enabled						
bit 7		C Module Disa	ble bit							
	<ol> <li>1 = Module is disabled</li> <li>0 = Module power and clock sources are enabled</li> </ol>									
bit 6-4		nted: Read as '								
bit 3	-									
		U3MD: UART3 Module Disable bit 1 = Module is disabled								
		power and cloc	k sources are	enabled						
bit 2	12C3MD: 12C	3 Module Disal	ole bit							
	1 = Module is disabled									
	0 = Module p	power and cloc	k sources are	enabled						
bit 1		2 Module Disal	ole bit							
	1 = Module i			o a o b l o d						
1.1.0		oower and cloc		enabled						
bit 0	Unimplemen	nted: Read as '	0							

#### 

#### REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER

U-0	R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0		
	ANSC	<14:13>		—		—	—		
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	U-0	U-0	U-0	U-0		
—	—	—	ANSC4 <sup>(1)</sup>	—		—	—		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bi		bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unknown			
bit 15	Unimpleme	nted: Read as '	0'						
bit 14-13	ANSC<14:1	3>: PORTC An	alog Function S	Selection bits					
	1 = Pin is co	nfigured in Ana	log mode; I/O p	ort read is disa	bled				
	0 = Pin is co	nfigured in Digi	tal mode; I/O p	ort read is enab	oled				
bit 12-5	Unimpleme	nted: Read as '	0'						
bit 4	ANSC4: PO	RTC Analog Fu	nction Selectio	n bit <sup>(1)</sup>					
		<ul> <li>1 = Pin is configured in Analog mode; I/O port read is disabled</li> <li>0 = Pin is configured in Digital mode; I/O port read is enabled</li> </ul>							
bit 3-0	Unimpleme	Unimplemented: Read as '0'							

- bit 3-0 Unimplemented: Read as '0'
- Note 1: ANSC4 is not available on 64-pin devices.

#### REGISTER 11-4: ANSD: PORTD ANALOG FUNCTION SELECTION REGISTER

U-0	U-0	r-1	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-1	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0
ANSE	)<7:6>	—	—	—	—	—	—
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	Reserved: Read as '1'

bit 12-8 Unimplemented: Read as '0'

- bit 7-6 ANSD<7:6>: PORTD Analog Function Selection bits
  - 1 = Pin is configured in Analog mode; I/O port read is disabled
    - 0 = Pin is configured in Digital mode; I/O port read is enabled

bit 5-0 Unimplemented: Read as '0'

#### 11.4.6 PERIPHERAL PIN SELECT REGISTERS

The PIC24FJ1024GA610/GB610 family of devices implements a total of 40 registers for remappable peripheral configuration:

- Input Remappable Peripheral Registers (24)
- Output Remappable Peripheral Registers (16)

Note: Input and Output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 11.4.4.1 "Control Register Lock" for a specific command sequence.

#### REGISTER 11-12: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCTRIG1R5	OCTRIG1R4	OCTRIG1R3	OCTRIG1R2	OCTRIG1R1	OCTRIG1R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 **Unimplemented:** Read as '0'

bit 7-6 Unimplemented: Read as '0'

bit 5-0 OCTRIG1R<5:0>: Assign Output Compare Trigger 1 to Corresponding RPn or RPIn Pin bits

#### REGISTER 11-13: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	—	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0	
bit 15							bit 8	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	_	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-14	Unimplemer	ited: Read as 'o	)'					
bit 13-8	-			NT3) to Corres	oonding RPn o	r RPIn Pin bits		

bit 7-6 Unimplemented: Read as '0'

bit 5-0 INT2R<5:0>: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits

#### REGISTER 11-24: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	r-1	r-1	r-1	r-1	r-1	r-1
—	—	—	—	—	_	—	_
bit 7							bit 0
Legend:		r = Reserved	bit				

Legenu.	I – Reserved bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **Reserved**: Maintain as '1'

#### REGISTER 11-25: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3RXR<5:0>: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0
h 14 7							hit O
bit 7							bit 0

#### REGISTER 11-50: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP29R<5:0>: RP29 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP29 (see Table 11-4 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP28R<5:0>: RP28 Output Pin Mapping bits
	Peripheral Output Number n is assigned to pin, RP28 (see Table 11-4 for peripheral function numbers).

#### REGISTER 11-51: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP31R5 <sup>(1)</sup>	RP31R4 <sup>(1)</sup>	RP31R3 <sup>(1)</sup>	RP31R2 <sup>(1)</sup>	RP31R1 <sup>(1)</sup>	RP31R0 <sup>(1)</sup>
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP30R5 <sup>(2)</sup>	RP30R4 <sup>(2)</sup>	RP30R3 <sup>(2)</sup>	RP30R2 <sup>(2)</sup>	RP30R1 <sup>(2)</sup>	RP30R0 <sup>(2)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP31R<5:0>:** RP31 Output Pin Mapping bits<sup>(1)</sup>

Peripheral Output Number n is assigned to pin, RP31 (see Table 11-4 for peripheral function numbers).bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP30R<5:0>:** RP30 Output Pin Mapping bits<sup>(2)</sup> Peripheral Output Number n is assigned to pin, RP30 (see Table 11-4 for peripheral function numbers).

Note 1: These pins are not available in 64-pin devices.

2: These pins are not available on the PIC24FJXXXGB606.

#### REGISTER 17-4: SPIx STATL: SPIx STATUS REGISTER LOW

U-0	U-0	U-0	R/C-0, HS	R-0, HSC	U-0	U-0	R-0, HSC
—	—	—	FRMERR	SPIBUSY	—	—	SPITUR <sup>(1)</sup>
bit 15							bit 8


R-0, HSC	R/C-0, HS	R-1, HSC	U-0	R-1, HSC	U-0	R-0, HSC	R-0, HSC
SRMT	SPIROV	SPIRBE	—	SPITBE	_	SPITBF	SPIRBF
bit 7							bit 0

Legend:	C = Clearable bit	HS = Hardware Settable bit	x = Bit is unknown		
R = Readable bit	W = Writable bit	'0' = Bit is cleared	HSC = Hardware Settable/Clearable bit		
-n = Value at POR	'1' = Bit is set	U = Unimplemented bit, read as '0'			

bit 15-13	Unimplemented: Read as '0'
bit 12	FRMERR: SPIx Frame Error Status bit
	<ul><li>1 = Frame error is detected</li><li>0 = No frame error is detected</li></ul>
bit 11	SPIBUSY: SPIx Activity Status bit
	<ul><li>1 = Module is currently busy with some transactions</li><li>0 = No ongoing transactions (at time of read)</li></ul>
bit 10-9	Unimplemented: Read as '0'
bit 8	SPITUR: SPIx Transmit Underrun Status bit <sup>(1)</sup>
	<ul> <li>1 = Transmit buffer has encountered a Transmit Underrun condition</li> <li>0 = Transmit buffer does not have a Transmit Underrun condition</li> </ul>
bit 7	SRMT: Shift Register Empty Status bit
	<ul> <li>1 = No current or pending transactions (i.e., neither SPIxTXB or SPIxTXSR contains data to transmit)</li> <li>0 = Current or pending transactions</li> </ul>
bit 6	SPIROV: SPIx Receive Overflow Status bit
	<ul> <li>1 = A new byte/half-word/word has been completely received when the SPIxRXB is full</li> <li>0 = No overflow</li> </ul>
bit 5	SPIRBE: SPIx RX Buffer Empty Status bit
	1 = RX buffer is empty 0 = RX buffer is not empty
	<u>Standard Buffer Mode:</u> Automatically set in hardware when SPIxBUF is read from, reading SPIxRXB. Automatically cleared in hardware when SPIx transfers data from SPIxRXSR to SPIxRXB.
	Enhanced Buffer Mode: Indicates RXELM<5:0> = 6'b000000.
bit 4	Unimplemented: Read as '0'
bit 3	SPITBE: SPIx Transmit Buffer Empty Status bit
	1 = SPIxTXB is empty 0 = SPIxTXB is not empty
	<u>Standard Buffer Mode:</u> Automatically set in hardware when SPIx transfers data from SPIxTXB to SPIxTXSR. Automatically cleared in hardware when SPIxBUF is written, loading SPIxTXB.
	Enhanced Buffer Mode: Indicates TXELM<5:0> = 6'b000000.


**Note 1:** SPITUR is cleared when SPIEN = 0. When IGNTUR = 1, SPITUR provides dynamic status of the Transmit Underrun condition, but does not stop RX/TX operation and does not need to be cleared by software.

# PIC24FJ1024GA610/GB610 FAMILY




#### FIGURE 17-5: SPIx MASTER, FRAME SLAVE CONNECTION DIAGRAM





#### FIGURE 17-7: SPIx SLAVE, FRAME SLAVE CONNECTION DIAGRAM




#### EQUATION 17-1: RELATIONSHIP BETWEEN DEVICE AND SPIX CLOCK SPEED


 $Baud Rate = \frac{FPB}{(2 * (SPIxBRG + 1))}$  Where: FPB is the Peripheral Bus Clock Frequency.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_			—	_	_	_				
bit 15							bita				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	PCIE	SCIE	BOEN	SDAHT <sup>(1)</sup>	SBCDE	AHEN	DHEN				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'					
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
bit 15-7	Unimplemen	ted: Read as '	0'								
bit 6	PCIE: Stop C	ondition Interru	pt Enable bit (	(I <sup>2</sup> C Slave mode	only)						
		nterrupt on det		condition							
	-	ction interrupts									
bit 5	<b>SCIE:</b> Start Condition Interrupt Enable bit (I <sup>2</sup> C Slave mode only) 1 = Enables interrupt on detection of Start or Restart conditions										
				or Restart condi	tions						
bit 4	<ul> <li>0 = Start detection interrupts are disabled</li> <li>BOEN: Buffer Overwrite Enable bit (I<sup>2</sup>C Slave mode only)</li> </ul>										
		1 = I2CxRCV is updated and an ACK is generated for a received address/data byte, ignoring the stat									
		COV bit only if I									
		' is only update		∕ is clear							
bit 3		x Hold Time Se									
				after the falling							
<b>h</b> # 0				after the falling	-	.h					
bit 2	<b>SBCDE:</b> Slave Mode Bus Collision Detect Enable bit (I <sup>2</sup> C Slave mode only) If, on the rising edge of SCLx, SDAx is sampled low when the module is outputting a high state, the										
				Detection mode							
	sequences.	-			,	0					
	1 = Enables slave bus collision interrupts										
L:1 4	0 = Slave bus collision interrupts are disabled										
bit 1	AHEN: Address Hold Enable bit (I <sup>2</sup> C Slave mode only)										
	1 = Following the 8th falling edge of SCLx for a matching received address byte; SCLREL b (I2CxCONL<12>) will be cleared and SCLx will be held low										
		holding is disal									
bit 0	DHEN: Data I	Hold Enable bit	t (I <sup>2</sup> C Slave m	ode only)							
	-	-	-	for a received da	ata byte; slave	hardware clears	s the SCLRE				
	•	CONL<12>) an ling is disabled		wol t							
		unu is uisauleu									

#### REGISTER 18-2: I2CxCONH: I2Cx CONTROL REGISTER HIGH



# PIC24FJ1024GA610/GB610 FAMILY





DS30010074D-page 266

#### 20.7.1 USB OTG MODULE CONTROL REGISTERS

# REGISTER 20-3: U1OTGSTAT: USB OTG STATUS REGISTER (HOST MODE ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0							
_	—	_	_	—	_	—	_							
bit 15							bit 8							
R-0, HSC	U-0	R-0, HSC	U-0	R-0, HSC	R-0, HSC	U-0	R-0, HSC							
ID	—	LSTATE	—	SESVD	SESEND	—	VBUSVD							
bit 7							bit							
				-1 (0)										
Legend:	la hit	U = Unimplem			are Cetteble/C	laavabla bit								
R = Readab		W = Writable	DIE		are Settable/C									
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown							
bit 15-8	Unimplemen	ted: Read as '	۱'											
bit 7	-	ite Indicator bit	)											
	1 = No plug is attached or a Type B cable has been plugged into the USB receptacle													
				the USB recepta										
bit 6	Unimplemen	ted: Read as '	)'											
bit 5	LSTATE: Line State Stable Indicator bit													
				) and JSTATE) I		e for the previ	ous 1 ms							
				e for the previou	us 1 ms									
bit 4	•	ted: Read as '												
bit 3	SESVD: Session Valid Indicator bit													
	1 = The VBUS voltage is above VA_SESS_VLD (as defined in the "USB 2.0 Specification") on the A o B-device													
			ow VA SESS V	/LD on the A or I	B-device									
bit 2	SESEND: B Session End Indicator bit													
	<ul> <li>1 = The VBUS voltage is below VB_SESS_END (as defined in the "USB 2.0 Specification") on the B-device</li> </ul>													
			ve VB_SESS_E	END on the B-de	vice									
	Unimplemen	ted: Read as '0	)'											
bit 1	VBUSVD: A VBUS Valid Indicator bit													
bit 1 bit 0	•	VBUS Valid India	ator bit		1 = The VBUS valid indicator bit 1 = The VBUS voltage is above VA_VBUS_VLD (as defined in the "USB 2.0 Specification") on the									
	<b>VBUSVD:</b> A V 1 = The VBU	s voltage is ab		S_VLD (as defin	ned in the <i>"US</i>	B 2.0 Specifi	<i>cation"</i> ) on th							
	VBUSVD: A 1 = The VBU A-device	s voltage is ab	ove VA_VBUS	S_VLD (as defin		B 2.0 Specifi	<i>cation"</i> ) on th							

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_		_	_	_	_			
bit 15							bit 8			
		<b>D</b> /0.0		<b></b>						
U-0	U-0	R/C-0	U-0	R/C-0	R-0	R-0	R-0			
	_	ALMEVT		TSAEVT <sup>(1)</sup>	SYNC	ALMSYNC	HALFSEC <sup>(2</sup>			
bit 7							bit			
Legend:		C = Clearable	bit							
R = Readal	ble bit	W = Writable I	oit	U = Unimpleme	ented bit, read	d as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkr	nown			
bit 15-6	Unimplemen	nted: Read as 'o	)'							
bit 5	ALMEVT: Ala	arm Event bit								
	1 = An alarm event has occurred									
	0 <b>= An alarm</b>	event has not o	occurred							
bit 4	Unimplemen	nted: Read as '0	)'							
bit 3	TSAEVT: Tim	AEVT: Timestamp A Event bit <sup>(1)</sup>								
		imp event has o								
	0 = A timesta	imp event has n	ot occurred							
bit 2	•	hronization State								
		sters may chan		ware read						
	•	sters may be re	•							
bit 1		ALMSYNC: Alarm Synchronization Status bit								
	1 = Alarm registers (ALMTIME and ALMDATE) and Alarm Mask bits (AMASK<3:0>) should not be									
	modified, and Alarm Control bits (ALRMEN, ALMRPT<7:0>) may change during software read 0 = Alarm registers and Alarm Control bits may be written/modified safely									
bit 0	HALFSEC: Half Second Status bit <sup>(2)</sup>									
bit 0		half period of a s								
		period of a seco								
Note 1:	User software ma	ay write a '1' to t	this location to	initiate a Timest	amp A event;	timestamp car	oture is not			
	valid until TSAEV	•				1 1				

# REGISTER 22-6: RTCSTATL: RTCC STATUS REGISTER (LOW)

2: This bit is read-only; it is cleared to '0' on a write to the SECONE<3:0> bits.

### 22.6.1 POWER CONTROL CLOCK SOURCE

The stability and sample windows are controlled by the PWCSAMPx and PWCSTABx bit fields in the RTCCON3L register (RTCCON3L<15:8> and <7:0>, respectively). As both the stability and sample windows are defined in terms of the RTCC clock, their absolute values vary by the value of the PWC clock base period (TPWCCLK). For example, using a 32.768 kHz SOSC input clock would produce a TPWCCLK of 1/32768 = 30.518 µs. The 8-bit magnitude of PWCSTABx and PWCSAMPx allows for a window size of 0 to 255 TPWCCLK. The period of the PWC clock can also be adjusted with a 1:1, 1:16, 1:64 or 1:256 prescaler, determined by the PWCPS<1:0> bits (RTCCON2L<7:6>).

In addition, certain values for the PWCSTABx and PWCSAMPx fields have specific control meanings in determining power control operations. If either bit field is 00h, the corresponding window is inactive. In addition, if the PWCSTABx field is FFh, the stability window remains active continuously, even if power control is disabled.

# 22.7 Event Timestamping

The RTCC includes a set of Timestamp registers that may be used for the capture of Time and Date register values when an external input signal is received. The RTCC will trigger a timestamp event when a low pulse occurs on the TMPR pin.

#### 22.7.1 TIMESTAMP OPERATION

The event input is enabled for timestamping using the TSAEN bit (RTCCON1L<0>). When the timestamp event occurs, the present time and date values will be stored in the TSATIMEL/H and TSADATEL/H registers, the TSAEVT status bit (RTCSTATL<3>) will be set and an RTCC interrupt will occur. A new timestamp capture event cannot occur until the user clears the TSAEVT status bit.

Note 1:	The TSATIMEL/H and TSADATEL/H regis-
	ter pairs can be used for data storage when
	TSAEN = 0. The values of TSATIMEL/H
	and TSADATEL/H will be maintained
	throughout all types of non-Power-on
	Resets (MCLR, WDT, etc).

### 22.7.2 MANUAL TIMESTAMP OPERATION

The current time and date may be captured in the TSATIMEL/H and TSADATEL/H registers by writing a '1' to the TSAEVT bit location while the timestamp functionality is enabled (TSAEN = 1). This write will not set the TSAEVT bit, but it will initiate a timestamp capture. The TSAEVT bit will be set when the capture operation is complete. The user must poll the TSAEVT bit to determine when the capture operation is complete.

After the Timestamp registers have been read, the TSAEVT bit should be cleared to allow further hardware or software timestamp capture events.

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADRC <sup>(1)</sup>	EXTSAM	PUMPEN <sup>(2)</sup>	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0			
bit 15						•	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0			
bit 7							bit (			
Legend:										
R = Readab	le bit	W = Writable b	bit	U = Unimplem	nented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	ADRC: A/D (	Conversion Cloc	k Source bit <sup>(1</sup>	)						
		d ADC RC clock		MHz nominal)						
	0 = Clock de	rived from syste	m clock							
bit 14	EXTSAM: Extended Sampling Time bit									
		II sampling after ished sampling	SAMP = 0							
bit 13	PUMPEN: C	harge Pump Ena	able bit <sup>(2)</sup>							
	• •	oump for switche oump for switche								
bit 12-8	• •	Auto-Sample T		ts						
	11111 <b>= 31</b> <sup>-</sup>	Tad								
	•••									
	$00001 = 1 T_{4}$									
L:1 7 0	00000 = 0 TAD									
bit 7-0	ADCS<7:0>: A/D Conversion Clock Select bits 11111111 = 256 • Tcy = TaD									
	•••	$256 \cdot 1CY = TAD$								
	00000001 =	2 • TCY = TAD								
	00000000 =	Tcy = Tad								
		ernal ADC RC cl plate the Tap (m			1' or greater. S	etting ADCSx	= 0 when			
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			, speenouu	••••						

### REGISTER 25-3: AD1CON3: A/D CONTROL REGISTER 3

2: Enable the charge pump if AVDD is < 2.7V. Longer sample times are required due to the increase of the internal resistance of the MUX if the charge pump is disabled.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
ASEN	LPEN	CTMREQ	BGREQ			ASINT1	ASINT0			
bit 15							bit 8			
						DAMA				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
 bit 7	_	_		WM1	WM0	CM1	CM0 bit (			
							DI			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	ASEN: Auto-S	Scan Enable bi	t							
	1 = Auto-scar	n is enabled								
	0 = Auto-scar	n is disabled								
bit 14		ower Enable bi	-							
		er is enabled af r is enabled aft								
bit 13	CTMREQ: CTMU Request bit									
		enabled when t		led and active						
bit 12		not enabled by								
DILIZ	<b>BGREQ:</b> Band Gap Request bit 1 = Band gap is enabled when the A/D is enabled and active									
		is not enabled		nabieu anu acti	ve					
bit 11-10	Unimplemen	ted: Read as 'o	)'							
bit 9-8	ASINT<1:0>:	Auto-Scan (Th	reshold Detect	) Interrupt Mode	e bits					
	10 = Interrupt	t after valid com t after Threshol	pare has occu	ence has compl irred ence has compl		compare has o	occurred			
bit 7-4	Unimplemen	ted: Read as 'd	)'							
bit 3-2	<b>WM&lt;1:0&gt;:</b> W	rite Mode bits								
	<ul> <li>11 = Reserved</li> <li>10 = Auto-compare only (conversion results are not saved, but interrupts are generated when a vali</li> </ul>									
		• • •			· · ·	s are generate	d when a vali			
	match occurs, as defined by the CMx and ASINTx bits) 01 = Convert and save (conversion results are saved to locations as determined by the register bit									
		match occurs, a			tion dotorming	d by the Buffer	rogistor bits)			
bit 1-0	<ul> <li>00 = Legacy operation (conversion data is saved to a location determined by the Buffer register bits)</li> <li>CM&lt;1:0&gt;: Compare Mode bits</li> </ul>									
DIL I-O		•		occurs if the c	conversion res	sult is outside	of the window			
	defined	by the correspo	onding buffer pa	air						
		/indow mode: \ esponding buffe		curs if the conve	ersion result is	inside the wind	low defined b			
	01 = Greater	Than mode: Va	•	rs if the result is	greater than t	he value in the	correspondin			
	Buffer re	eaister								
			matab accura :	f the result is les	o than the vel	in the correct	nondina D. f.			

#### REGISTER 25-5: AD1CON5: A/D CONTROL REGISTER 5

NOTES: