



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	768B (512 x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	25 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	8-VFDFN Exposed Pad
Supplier Device Package	8-DFN (2x3)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f508-e-mc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



PIC16F505 16-Pin Diagram (QFN)





3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-3 and Example 3-1.

3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the PC incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

4.2 Program Memory Organization For The PIC16F505

The PIC16F505 device has a 11-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space.

The 1K x 12 (0000h-03FFh) for the PIC16F505 are physically implemented. Refer to Figure 4-2. Accessing a location above this boundary will cause a wrap-around within the first 1K x 12 space. The effective Reset vector is at 0000h (see Figure 4-2). Location 03FFh contains the internal oscillator calibration value. This value should never be overwritten.

FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F505



4.3 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter (PCL), the STATUS register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Function Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC12F508/509, the register file is composed of 7 Special Function Registers, 9 General Purpose Registers and 16 or 32 General Purpose Registers accessed by banking (see Figure 4-3 and Figure 4-4).

For the PIC16F505, the register file is composed of 8 Special Function Registers, 8 General Purpose Registers and 64 General Purpose Registers accessed by banking (Figure 4-5).

4.3.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register (FSR). See Section 4.9 "Indirect Data Addressing: INDF and FSR Registers".



FIGURE 4-5: PIC16F505 REGISTER FILE MAP



R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
RBWUF	_	PA0	TO	PD	Z	DC	С
bit 7		•					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpl	emented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is c	cleared	x = Bit is unki	nown
bit 7	RBWUF: POF	RTB Reset bit					
	1 = Reset due 0 = After powe	e to wake-up fr er-up or other l	om Sleep on Reset	pin change			
bit 6	Reserved: Do	o not use					
bit 5	PA0: Program	n Page Presele	ct bits				
	1 = Page 1 (2	00h-3FFh)					
	0 = Page 0 (0	00h-1FFh)					
	Using the PAC) bit as a gener	al purpose re	ad/write bit in	n devices which d	o not use it for	program page
	preselect is no	ot recommende	ed, since this	may affect up	oward compatibili	ty with future p	roducts.
bit 4	TO: Time-Out	bit					
	1 = After power	er-up, CLRWDT	instruction, o	or SLEEP inst	ruction		
h it 0	0 = A VVDT tir	ne-out occurre	a				
DIT 3	1 – After power	own dit er-up or by the	CT DWDT inct	ruction			
	0 = By execut	tion of the SLE					
bit 2	Z: Zero bit						
	1 = The result	t of an arithmet	ic or logic op	eration is zer	0		
	0 = The result	t of an arithmet	ic or logic op	eration is not	zero		
bit 1	DC: Digit Carı	ry/Borrow bit (f	or ADDWF and	SUBWF instr	uctions)		
	<u>ADDWF:</u> 1 – A carry from $\frac{1}{1}$	om the 1th low.	order hit of th	ne result occu	irred		
0 = A carry from the 4th low-order bit of the result did not occur							
SUBWF:							
1 = A borrow from the 4th low-order bit of the result did not occur							
hit 0	0 = A bollow	irom the 4th 10		מופופטונטט א ססק איקי	curreu		
DILU		עע אונ (וטו ADD פו	NE, SUBWE di TRWE	U KKF, KLF II	RRE OF RLF.		
	1 = A carry oc	curred 1	= A borrow d	id not occur	Load bit with LSI	o or MSb, respe	ectively
	0 = A carry di	d not occur 0	= A borrow o	ccurred			

REGISTER 4-2: STATUS REGISTER (ADDRESS: 03h) (PIC16F505)

REGISTER 7-2: CONFIGURATION WORD FOR PIC16F505⁽¹⁾

				—	—	MCLRE	CP	WDTE	FOSC2	FOSC1	FOSC0
bit 11											bit 0
]
Legena:											
R = Read	able bit		W = Writat	ole bit		U = Unimp	lemented	bit, read a	s '0'		
-n = Value	e at POR		'1' = Bit is	set		'0' = Bit is	cleared		x = Bit is ι	unknown	
bit 11-6	Unimple	mented: F	Read as '0	,							
bit 5	MCLRE:	RB3/MCL	R Pin Fun	ction Sele	ect bit						
	1 = RB3/	MCLR pin	function is	MCLR							
	0 = RB3/	MCLR pin	function is	s digital in	put, MCL	R internally	/ tied to \	VDD			
bit 4	CP: Cod	e Protectio	on bit								
	1 = Code	e protectio	n off								
	0 = Code	e protectio	n on								
bit 3	WDTE: V	Vatchdog [·]	Timer Enal	ble bit							
	1 = WDT	enabled									
	0 = WDT	disabled									
bit 2-0	FOSC<1	:0>: Oscill	lator Selec	tion bits							
	111 = External RC oscillator/CLKOUT function on RB4/OSC2/CLKOUT pin										
	110 = External RC oscillator/RB4 function on RB4/OSC2/CLKOUT pin										
	101 = Internal RC oscillator/CLKOUT function on RB4/OSC2/CLKOUT pin										
	100 = Internal RC oscillator/RB4 function on RB4/OSC2/CLKOUT pin										
011 = EC oscillator/RB4 function on RB4/USU2/ULKUUT pin 010 = HS oscillator											
010 = HS oscillator											
	$001 - \mathbf{X}$	oscillator									

Note 1: Refer to the "*PIC16F505 Memory Programming Specifications*" (DS41226) to determine how to access the Configuration Word. The Configuration Word is not user addressable during device operation.

7.2 Oscillator Configurations

7.2.1 OSCILLATOR TYPES

The PIC12F508/509/16F505 devices can be operated in up to six different oscillator modes. The user can program up to three Configuration bits (FOSC<1:0> [PIC12F508/509], FOSC<2:0> [PIC16F505]). To select one of these modes:

- LP: Low-Power Crystal
- XT: Crystal/Resonator
- HS: High-Speed Crystal/Resonator (PIC16F505 only)
- INTRC: Internal 4 MHz Oscillator
- EXTRC: External Resistor/Capacitor
- EC: External High-Speed Clock Input (PIC16F505 only)

7.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In HS (PIC16F505), XT or LP modes, a crystal or ceramic resonator is connected to the (GP5/RB5)/ OSC1/(CLKIN) and (GP4/RB4)/OSC2/(CLKOUT) pins to establish oscillation (Figure 7-1). The PIC12F508/ 509/16F505 oscillator designs require the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS (PIC16F505), XT or LP modes, the device can have an external clock source drive the (GP5/RB5)/OSC1/CLKIN pin (Figure 7-2). When the part is used in this fashion, the output drive levels on the OSC2 pin are very weak. This pin should be left open and unloaded. Also, when using this mode, the external clock should observe the frequency limits for the clock mode chosen (HS, XT or LP).

- Note 1: This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.
 - 2: The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the Oscillator mode may be required.



FIGURE 7-2:

EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)





Osc Type	Resonator Freq.	Cap. Range C2				
XT	4.0 MHz	30 pF	30 pF			
HS ⁽²⁾	16 MHz	10-47 pF	10-47 pF			
Note 1:	These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.					
2:	PIC16F505 only.					

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

Section 10.0 "Electrical Characteristics" shows RC frequency variation from part-to-part due to normal process variation. The variation is larger for larger values of R (since leakage current variation will affect RC frequency more for large R) and for smaller values of C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications section for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C and VDD values.





7.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and $25^{\circ}C$, (see **Section 10.0** "**Electrical Characteristics**" for information on variation over voltage and temperature).

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal RC oscillator. This location is always uncode protected, regardless of the code-protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the Reset vector. This will load the W register with the calibration value upon Reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note:	Erasing the device will also erase the pre-			
	programmed internal calibration value for			
	the internal oscillator. The calibration			
	value must be read prior to erasing the			
	part so it can be reprogrammed correctly			
	later.			

For the PIC12F508/509/16F505 devices, only bits <7:1> of OSCCAL are implemented. Bits CAL6-CAL0 are used for calibration. Adjusting CAL6-CAL0 from '0000000' to '1111111' changes the clock speed. See Register 4-5 for more information.

Note:	The 0 bit of OSCCAL is unimplemented
	and should be written as '0' when
	modifying OSCCAL for compatibility with
	future devices.

FIGURE 7-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



FIGURE 7-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR PULLED LOW)







FIGURE 7-15: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



(W) .XOR. $k \rightarrow (W)$

The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W

Ζ

register.

Operation: Status Affected:

Description:

TRIS	Load TRIS Register	XORWF	Exclusive OR W with f		
Syntax:	[<i>label</i>] TRIS f	Syntax:	[label] XORWF f,d		
Operands:	f = 6	Operands:	$0 \le f \le 31$		
Operation:	(W) \rightarrow TRIS register f		d ∈ [0,1]		
Status Affected:	None	Operation:	(W) .XOR. (f) \rightarrow (dest)		
Description:	TRIS register 'f' (f = 6 or 7) is	Status Affected:	Z		
loaded with the contents of the W register		Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W		
XORLW Exclusive OR literal with W			stored back in register 'f'.		
Syntax:	[<i>label</i>] XORLW k		0.00		
Operands:	$0 \le k \le 255$				

9.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

9.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

9.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

9.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

9.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

TABLE 10-1: DC CHARACTERISTICS: PIC12F508/509/16F505 (Industrial, Extended)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise specified) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) Operating voltage VDD range as described in DC specification						
Param No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions	
	VIL	Input Low Voltage						
		I/O ports:						
D030		with TTL buffer	Vss	_	0.8V	V	For all $4.5 \le VDD \le 5.5V$	
D030A			Vss	_	0.15 VDD	V	Otherwise	
D031		with Schmitt Trigger buffer	Vss	—	0.15 Vdd	V		
D032		MCLR, TOCKI	Vss	—	0.15 Vdd	V		
D033		OSC1 (in EXTRC)	Vss	_	0.15 Vdd	V	(Note1)	
D033		OSC1 (in HS)	Vss	_	0.3 Vdd	V	(Note1)	
D033		OSC1 (in XT and LP)	Vss	_	0.3	V	(Note1)	
	Vih	Input High Voltage						
		I/O ports:		_				
D040		with TTL buffer	2.0	_	Vdd	V	$4.5 \leq V \text{DD} \leq 5.5 \text{V}$	
D040A			0.25 VDD + 0.8	—	Vdd	V	Otherwise	
D041		with Schmitt Trigger buffer	0.85 Vdd	_	Vdd	V	For entire VDD range	
D042		MCLR, T0CKI	0.85 Vdd	—	Vdd	V		
D043		OSC1 (in EXTRC)	0.85 Vdd	—	Vdd	V	(Note1)	
D043		OSC1 (in HS)	0.7 Vdd	_	Vdd	V	(Note1)	
D043		OSC1 (in XT and LP)	1.6	_	Vdd	V		
D070	IPUR	GPIO/PORTB weak pull-up current ⁽⁴⁾	50	250	400	μΑ	VDD = 5V, VPIN = VSS	
	lı∟	Input Leakage Current ^{(2), (3)}						
D060		I/O ports	_	_	± 1	μΑ	Vss \leq VPIN \leq VDD, Pin at high-impedance	
D061		GP3/RB3/MCLRI ⁽⁵⁾	—	± 0.7	± 5	μΑ	$Vss \leq Vpin \leq Vdd$	
D063		OSC1	—	—	± 5	μΑ	$Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration$	
		Output Low Voltage						
D080		I/O ports/CLKOUT	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C	
D080A			_		0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C	
D083		OSC2	—	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C	
D083A			—	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C	
		Output High Voltage						
D090		I/O ports/CLKOUT ⁽³⁾	Vdd - 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C	
D090A			Vdd - 0.7	—	—	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C	
D092		OSC2	VDD - 0.7	_	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C	
D092A			VDD - 0.7	—	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C	
		Capacitive Loading Specs on Output Pins						
D100		OSC2 pin	—	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.	
D101		All I/O pins and OSC2	—	—	50	pF		

Note

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

† 1:

2:

3:

4:

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12F508/509/ 16F505 be driven with external clock in RC mode. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. Negative current is defined as coming out of the pin. The specification applies to all weak pull-up devices, including the weak pull-up on GP3/MCLR. The current listed will be the same whether GP3/MCLR is configured as GP3 with a weak pull-up or enabled as MCLR. This specification applies when GP3/RB3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic. 5:













© 2009 Microchip Technology Inc.

NOTES:

14-Lead Plastic Small Outline (SL) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		14		
Pitch	е		1.27 BSC		
Overall Height	А	-	-	1.75	
Molded Package Thickness	A2	1.25	-	_	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е		6.00 BSC		
Molded Package Width	E1		3.90 BSC		
Overall Length	D		8.65 BSC		
Chamfer (optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	¢	0°	_	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

16-Lead Plastic Quad Flat, No Lead Package (MG) - 3x3x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimensior	n Limits	MIN	NOM	MAX	
Number of Pins	N	16			
Pitch	е		0.50 BSC		
Overall Height	A	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	ntact Thickness A3 0.20 REF				
Overall Width	E		3.00 BSC		
Exposed Pad Width	E2	1.00	1.10	1.50	
Overall Length	D		3.00 BSC		
Exposed Pad Length	D2	1.00	1.10	1.50	
Contact Width	b	0.18	0.25	0.30	
Contact Length	L	0.25	0.35	0.45	
Contact-to-Exposed Pad	K	0.20	-	_	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-142A Sheet 2 of 2

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	cation (optional):	
Woul	ld you like a reply?YN	
Devi	ce: PIC12F508/509/16F505	Literature Number: DS41236E
Ques	stions:	
1. V	What are the best features of this do	cument?
_		
2. ⊦	low does this document meet your	hardware and software development needs?
_		
_		
3. E	Do you find the organization of this o	locument easy to follow? If not, why?
_		
_		
4. V	What additions to the document do y	you think would enhance the structure and subject?
-		
-		
5. V	Vhat deletions from the document c	ould be made without affecting the overall usefulness?
-		
-		<i>.</i>
6. I	s there any incorrect or misleading i	nformation (what and where)?
-		
7 1	low would you improve this desume	not?
<i>i</i> . F		211.1
-		
_		