

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 5 |
| Program Memory Size | 768B (512 x 12) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 25 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) |
| Supplier Device Package | 8-MSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic12f508-e-ms |


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams



PIC16F505 16-Pin Diagram (QFN)



1.0 GENERAL DESCRIPTION

The PIC12F508/509/16F505 devices from Microchip Technology are low-cost, high-performance, 8-bit, fully-static, Flash-based CMOS microcontrollers. They employ a RISC architecture with only 33 single-word/ single-cycle instructions. All instructions are single cycle (200 µs) except for program branches, which take two cycles. The PIC12F508/509/16F505 devices deliver performance an order of magnitude higher than their competitors in the same price category. The 12-bit wide instructions are highly symmetrical, resulting in a typical 2:1 code compression over other 8-bit microcontrollers in its class. The easy to use and easy to remember instruction set reduces development time significantly.

The PIC12F508/509/16F505 products are equipped with special features that reduce system cost and power requirements. The Power-on Reset (POR) and Device Reset Timer (DRT) eliminate the need for external Reset circuitry. There are four oscillator configurations to choose from (six on the PIC16F505), including INTRC Internal Oscillator mode and the power-saving LP (Low-Power) Oscillator mode. Power-Saving Sleep mode, Watchdog Timer and code protection features improve system cost, power and reliability.

The PIC12F508/509/16F505 devices are available in the cost-effective Flash programmable version, which is suitable for production in any volume. The customer can take full advantage of Microchip's price leadership in Flash programmable microcontrollers, while benefiting from the Flash programmable flexibility.

The PIC12F508/509/16F505 products are supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a 'C' compiler, a low-cost development programmer and a full featured programmer. All the tools are supported on $\text{IBM}^{\textcircled{B}}$ PC and compatible machines.

1.1 Applications

The PIC12F508/509/16F505 devices fit in applications ranging from personal care appliances and security systems to low-power remote transmitters/receivers. The Flash technology makes customizing application programs (transmitter codes, appliance settings, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages, for through hole or surface mounting, make these microcontrollers perfect for applications with space limitations. Low cost, low power, high performance, ease-of-use and I/O flexibility make the PIC12F508/509/16F505 devices very versatile even in areas where no microcontroller use has been considered before (e.g., timer functions, logic and PLDs in larger systems and coprocessor applications).

| | | PIC12F508 | PIC12F509 | PIC16F505 |
|-------------|--------------------------------------|--------------------------------|--------------------------------|-----------------------------|
| Clock | Maximum Frequency of Operation (MHz) | 4 | 4 | 20 |
| Memory | Flash Program Memory (words) | 512 | 1024 | 1024 |
| | Data Memory (bytes) | 25 | 41 | 72 |
| Peripherals | Timer Module(s) | TMR0 | TMR0 | TMR0 |
| | Wake-up from Sleep on Pin Change | Yes | Yes | Yes |
| Features | I/O Pins | 5 | 5 | 11 |
| | Input Pins | 1 | 1 | 1 |
| | Internal Pull-ups | Yes | Yes | Yes |
| | In-Circuit Serial Programming | Yes | Yes | Yes |
| | Number of Instructions | 33 | 33 | 33 |
| | Packages | 8-pin PDIP, SOIC, MSOP, DFN | 8-pin PDIP, SOIC, MSOP, DFN | 14-pin PDIP, SOIC, TSSOP |

TABLE 1-1: PIC12F508/509/16F505 DEVICES

The PIC12F508/509/16F505 devices have Power-on Reset, selectable Watchdog Timer, selectable code-protect, high I/O current capability and precision internal oscillator.

The PIC12F508/509/16F505 devices use serial programming with data pin RB0/GP0 and clock pin RB1/GP1.

| Name | Function | Input Type | Output Type | Description |
|-----------------|----------|---------------|----------------|---|
| RB0/ICSPDAT | RB0 | TTL | CMOS | Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | ICSPDAT | ST | CMOS | In-Circuit Serial Programming™ data pin. |
| RB1/ICSPCLK | RB1 | TTL | CMOS | Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | ICSPCLK | ST | CMOS | In-Circuit Serial Programming clock pin. |
| RB2 | RB2 | TTL | CMOS | Bidirectional I/O pin. |
| RB3/MCLR/Vpp | RB3 | TTL | — | Input port. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | MCLR | ST | _ | Master Clear (Reset). When configured as $\overline{\text{MCLR}}$, this pin is an active-low Reset to the device. Voltage on $\overline{\text{MCLR}}$ /VPP must not exceed VDD during normal device operation or the device will enter Programming mode. Weak pull-up always on if configured as MCLR. |
| | Vpp | ΗV | — | Programming voltage input. |
| RB4/OSC2/CLKOUT | RB4 | TTL | CMOS | Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change. |
| | OSC2 | _ | XTAL | Oscillator crystal output. Connections to crystal or resonator in Crystal Oscillator mode (XT, HS and LP modes only). |
| | CLKOUT | _ | CMOS | In EXTRC and INTRC modes, the pin output can be configured for CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. |
| RB5/OSC1/CLKIN | RB5 | TTL | CMOS | Bidirectional I/O pin. |
| | OSC1 | XTAL | | Crystal input. |
| | CLKIN | ST | | External clock source input. |
| RC0 | RC0 | TTL | CMOS | Bidirectional I/O pin. |
| RC1 | RC1 | TTL | CMOS | Bidirectional I/O pin. |
| RC2 | RC2 | TTL | CMOS | Bidirectional I/O pin. |
| RC3 | RC3 | TTL | CMOS | Bidirectional I/O pin. |
| RC4 | RC4 | TTL | CMOS | Bidirectional I/O pin. |
| RC5/T0CKI | RC5 | TTL | CMOS | Bidirectional I/O pin. |
| | TOCKI | ST | — | Clock input to TMR0. |
| Vdd | Vdd | _ | Р | Positive supply for logic and I/O pins. |
| Vss | Vss | _ | Р | Ground reference for logic and I/O pins. |

| TABLE 3-3: | PIC16F505 PINOUT DESCRIPTION |
|------------|-------------------------------------|
| | |

Legend: I = Input, O = Output, I/O = Input/Output, P = Power, — = Not used, TTL = TTL input, ST = Schmitt Trigger input, HV = High Voltage

4.3.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

| TABLE 4-1: | SPECIAL FUNCTION REGISTER (SFR) SUMMARY (PIC12F508/509) |
|------------|---|
|------------|---|

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-On Reset ⁽²⁾ | Page # |
|--------------------|----------|-----------------------|------------|----------------------|---------------------|-----------------|-----------|-----------|-----------|--|--------|
| 00h | INDF | Uses Cor register) | ntents of | FSR to / | Address | Data Mer | mory (not | a physi | cal | XXXX XXXX | 28 |
| 01h | TMR0 | 8-bit Real | I-Time C | lock/Cou | unter | nter xxxx xxxx | | | | 35 | |
| 02h ⁽¹⁾ | PCL | Low-orde | r 8 bits c | of PC | PC | | | | 1111 1111 | 27 | |
| 03h | STATUS | GPWUF | _ | PA0 ⁽⁵⁾ | TO | PD | Z | DC | С | 0-01 1xxx (3) | 22 |
| 04h | FSR | Indirect D | ata Men | nory Add | ory Address Pointer | | | 111x xxxx | 28 | | |
| 04h ⁽⁴⁾ | FSR | Indirect D | ata Men | nory Add | lress Poi | inter | | | | 110x xxxx | 28 |
| 05h | OSCCAL | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 | — | 1111 111- | 26 |
| 06h | GPIO | — | _ | GP5 | GP4 | GP3 GP2 GP1 GP0 | | GP0 | xx xxxx | 31 | |
| N/A | TRISGPIO | _ | _ | I/O Control Register | | | 11 1111 | 31 | | | |
| N/A | OPTION | GPWU | GPPU | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 24 |

Legend: -= unimplemented, read as '0', x = unknown, u = unchanged, q = value depends on condition.

Note 1: The upper byte of the Program Counter is not directly accessible. See **Section 4.7** "**Program Counter**" for an explanation of how to access these bits.

- 2: Other (non Power-up) Resets include external Reset through MCLR, Watchdog Timer and wake-up on pin change Reset.
- 3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

4: PIC12F509 only.

5: This bit is used on the PIC12F509. For code compatibility do not use this bit on the PIC12F508.

4.7 **Program Counter**

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.


For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The Program Counter (PCL) is mapped to PC<7:0>. Bit 5 of the STATUS register provides page information to bit 9 of the PC (Figure 4-6).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-6).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PC, ADDWF PC and BSF PC, 5.

Note: Because PC<8> is cleared in the CALL instruction or any modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-6: LOADING OF PC BRANCH INSTRUCTIONS



4.7.1 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in the last page (i.e., the oscillator calibration instruction). After executing MOVLW XX, the PC will roll over to location 00h and begin executing user code.

The STATUS register page preselect bits are cleared upon a Reset, which means that page 0 is pre-selected.

Therefore, upon a Reset, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

4.8 Stack

The PIC12F508/509/16F505 devices have a 2-deep, 12-bit wide hardware PUSH/POP stack.

A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1. If more than two sequential CALLs are executed, only the most recent two return addresses are stored.

A RETLW instruction will POP the contents of Stack Level 1 into the PC and then copy Stack Level 2 contents into Stack Level 1. If more than two sequential RETLWS are executed, the stack will be filled with the address previously stored in Stack Level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

| Note 1: | There are no Status bits to indicate stack | | | | | | | | | |
|---------|--|-----|----|-------------|-----------|--|--|--|--|--|
| | overflows or stack underflow conditions. | | | | | | | | | |
| 2: | There | are | no | instruction | mnemonics | | | | | |

called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.

6.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (see Section 7.6 "Watchdog Timer (WDT)"). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet.

| Note: | The prescaler may be used by either the | | | | | | | | |
|-------|---|--|--|--|--|--|--|--|--|
| | Timer0 module or the WDT, but not both. | | | | | | | | |
| | Thus, a prescaler assignment for the | | | | | | | | |
| | Timer0 module means that there is no | | | | | | | | |
| | prescaler for the WDT and vice versa. | | | | | | | | |

The PSA and PS<2:0> bits (OPTION<3:0>) determine prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable. On a Reset, the prescaler contains all '0's.

6.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

| | • | , |
|--------|-------------|--------------------------|
| CLRWDT | | ;Clear WDT |
| CLRF | TMR0 | ;Clear TMR0 & Prescaler |
| MOVLW | `00xx1111'b | ;These 3 lines (5, 6, 7) |
| OPTION | | ;are required only if |
| | | ;desired |
| CLRWDT | | ;PS<2:0> are 000 or 001 |
| MOVLW | `00xx1xxx'b | ;Set Postscaler to |
| OPTION | | ;desired WDT rate |
| | | |

To change the prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2. This sequence must be used even if the WDT is disabled. A CLRWDT instruction should be executed before switching the prescaler.

| EXAMPLE 6-2: | CHANGING PRESCALER |
|--------------|----------------------------|
| | (WDT \rightarrow TIMER0) |

| CLRWDT | ;Clear WDT and |
|------------------|---------------------------------|
| MOVLW 'xxxx0xxx' | ;prescaler ;Select TMR0, new |
| HOVEN AAAAAAAA | ;prescale value and |
| | ;clock source |
| OPTION | |

7.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits that deal with the needs of real-time applications. The PIC12F508/509/16F505 microcontrollers have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection. These features are:

- Oscillator Selection
- Reset:
 - Power-on Reset (POR)
 - Device Reset Timer (DRT)
 - Wake-up from Sleep on Pin Change
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming[™]
- Clock Out


The PIC12F508/509/16F505 devices have a Watchdog Timer, which can be shut off only through Configuration bit WDTE. It runs off of its own RC oscillator for added reliability. If using HS (PIC16F505), XT or LP selectable oscillator options, there is always an 18 ms (nominal) delay provided by the Device Reset Timer (DRT), intended to keep the chip in Reset until the crystal oscillator is stable. If using INTRC or EXTRC, there is an 18 ms delay only on VDD power-up. With this timer on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-Down mode. The user can wake-up from Sleep through a change on input pins or through a Watchdog Timer time-out. Several oscillator options are also made available to allow the part to fit the application, including an internal 4 MHz oscillator. The EXTRC oscillator option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options.

7.1 Configuration Bits

The PIC12F508/509/16F505 Configuration Words consist of 12 bits. Configuration bits can be programmed to select various device configurations. Three bits are for the selection of the oscillator type; (two bits on the PIC12F508/509), one bit is the Watchdog Timer enable bit, one bit is the MCLR enable bit and one bit is for code protection (Register 7-1, Register 7-2).

FIGURE 7-15: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



| Mnem | onic, | Description | Cycles | 12- | Bit Opc | ode | Status | Notes |
|---------|---------|---|------------------|-----------|-----------|-----------|-----------|----------|
| Opera | ands | Description | Cycles | MSb | | LSb | Affected | notes |
| ADDWF | f, d | Add W and f | 1 | 0001 | 11df | ffff | C, DC, Z | 1, 2, 4 |
| ANDWF | f, d | AND W with f | 1 | 0001 | 01df | ffff | Z | 2, 4 |
| CLRF | f | Clear f | 1 | 0000 | 011f | ffff | Z | 4 |
| CLRW | — | Clear W | 1 | 0000 | 0100 | 0000 | Z | |
| COMF | f, d | Complement f | 1 | 0010 | 01df | ffff | Z | |
| DECF | f, d | Decrement f | 1 | 0000 | 11df | ffff | Z | 2, 4 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1 ⁽²⁾ | 0010 | 11df | ffff | None | 2, 4 |
| INCF | f, d | Increment f | 1 | 0010 | 10df | ffff | Z | 2, 4 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1 ⁽²⁾ | 0011 | 11df | ffff | None | 2, 4 |
| IORWF | f, d | Inclusive OR W with f | 1 | 0001 | 00df | ffff | Z | 2, 4 |
| MOVF | f, d | Move f | 1 | 0010 | 00df | ffff | Z | 2, 4 |
| MOVWF | f | Move W to f | 1 | 0000 | 001f | ffff | None | 1, 4 |
| NOP | _ | No Operation | 1 | 0000 | 0000 | 0000 | None | |
| RLF | f, d | Rotate left f through Carry | 1 | 0011 | 01df | ffff | С | 2, 4 |
| RRF | f, d | Rotate right f through Carry | 1 | 0011 | 00df | ffff | С | 2, 4 |
| SUBWF | f, d | Subtract W from f | 1 | 0000 | 10df | ffff | C, DC, Z | 1, 2, 4 |
| SWAPF | f, d | Swap f | 1 | 0011 | 10df | ffff | None | 2, 4 |
| XORWF | f, d | Exclusive OR W with f | 1 | 0001 | 10df | ffff | Z | 2, 4 |
| | | BIT-ORIENTED FILE REGISTE | R OPER | ATIONS | 5 | | | |
| BCF | f, b | Bit Clear f | 1 | 0100 | bbbf | ffff | None | 2, 4 |
| BSF | f, b | Bit Set f | 1 | 0101 | bbbf | ffff | None | 2, 4 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 ⁽²⁾ | 0110 | bbbf | ffff | None | |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 ⁽²⁾ | 0111 | bbbf | ffff | None | |
| | | LITERAL AND CONTROL | OPERATI | ONS | | | | |
| ANDLW | k | AND literal with W | 1 | 1110 | kkkk | kkkk | Z | |
| CALL | k | Call Subroutine | 2 | 1001 | kkkk | kkkk | None | 1 |
| CLRWDT | _ | Clear Watchdog Timer | 1 | 0000 | 0000 | 0100 | TO, PD | |
| GOTO | k | Unconditional branch | 2 | 101k | kkkk | kkkk | None | |
| IORLW | k | Inclusive OR literal with W | 1 | 1101 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 1100 | kkkk | kkkk | None | |
| OPTION | _ | Load OPTION register | 1 | 0000 | 0000 | 0010 | None | |
| RETLW | k | Return, place literal in W | 2 | 1000 | kkkk | kkkk | None | |
| SLEEP | _ | Go into Standby mode | 1 | 0000 | 0000 | 0011 | TO, PD | |
| TRIS | f | Load TRIS register | 1 | 0000 | 0000 | Offf | None | 3 |
| XORLW | k | Exclusive OR literal to W | 1 | 1111 | kkkk | kkkk | Z | |
| Note 1: | The 9th | bit of the program counter will be forced to a 'o | ' by any i | nstructio | on that v | writes to | the PC ex | cept for |

TABLE 8-2: INSTRUCTION SET SUMMARY

ote 1: The 9th bit of the program counter will be forced to a '0' by any instruction that writes to the PC except for GOTO. See Section 4.7 "Program Counter".
 When an I/O register is madified as a function of itself (a g. NONE, DODED, 1), the value used will be that

2: When an I/O register is modified as a function of itself (e.g. MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

3: The instruction TRIS f, where f = 6, causes the contents of the W register to be written to the tri-state latches of PORTB. A '1' forces the pin to a high-impedance state and disables the output buffers.

4: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared (if assigned to TMR0).

10.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

| Ambient temperature under bias | 40°C to +125°C |
|---|------------------------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to VSS | 0 to +6.5V |
| Voltage on MCLR with respect to Vss | 0 to +13.5V |
| Voltage on all other pins with respect to Vss | 0.3V to (VDD + 0.3V) |
| Total power dissipation ⁽¹⁾ | 800 mW |
| Max. current out of Vss pin | 200 mA |
| Max. current into Vod pin | 150 mA |
| Input clamp current, Iк (Vi < 0 or Vi > VDD) | ±20 mA |
| Output clamp current, IOK (VO < 0 or VO > VDD) | ±20 mA |
| Max. output current sunk by any I/O pin | 25 mA |
| Max. output current sourced by any I/O pin | 25 mA |
| Max. output current sourced by I/O port | 75 mA |
| Max. output current sunk by I/O port | 75 mA |
| Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-V$ | VOH) X IOH} + Σ (VOL X IOL) |

[†]NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

| DC Characteristics | | | Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) | | | | | |
|--------------------|------|---|---|--------------|-------------|----------|--|--|
| Param No. | Sym. | Characteristic | Min. Typ ⁽¹⁾ Max. Units Conditions | | | | | |
| D001 | Vdd | Supply Voltage | 2.0 | | 5.5 | V | See Figure 10-1 | |
| D002 | Vdr | RAM Data Retention Voltage ⁽²⁾ | | 1.5* | — | V | Device in Sleep mode | |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | — | Vss | — | V | See Section 7.4 "Power-on Reset (POR)" for details | |
| D004 | SVDD | VDD Rise Rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See Section 7.4 "Power-on Reset (POR)" for details | |
| D010 | Idd | Supply Current ^(3,4) | _ | 175 0.625 | 275 1.1 | μA mA | Fosc = 4 MHz, Vdd = 2.0V Fosc = 4 MHz, Vdd = 5.0V | |
| | | | _ | 500 1.5 | 650 2.2 | μA mA | Fosc = 10 MHz, VDD = 3.0V Fosc = 20 MHz, VDD = 5.0V (PIC16F505 only) | |
| | | | _ | 11 38 | 20 54 | μΑ μΑ | Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 5.0V | |
| D020 | IPD | Power-down Current ⁽⁵⁾ | — | 0.1 0.35 | 1.2 2.4 | μΑ μΑ | VDD = 2.0V VDD = 5.0V | |
| D022 | Iwdt | WDT Current ⁽⁵⁾ | _ | 1.0 7.0 | 3.0 16.0 | μΑ μΑ | VDD = 2.0V VDD = 5.0V | |

10.1 DC Characteristics: PIC12F508/509/16F505 (Industrial)

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
- **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
- 4: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- 5: For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.

10.2 DC Characteristics: PIC12F508/509/16F505 (Extended)

| DC Characteristics | | | Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) | | | | | |
|--------------------|------|---|--|------------------------------------|-------------|----------|--|--|
| Param No. | Sym. | Characteristic | Min. | lin. Typ ⁽¹⁾ Max. Units | | Units | Conditions | |
| D001 | Vdd | Supply Voltage | 2.0 | | 5.5 | V | See Figure 10-1 | |
| D002 | Vdr | RAM Data Retention Voltage ⁽²⁾ | _ | 1.5* | | V | Device in Sleep mode | |
| D003 | VPOR | VDD Start Voltage to ensure Power-on Reset | — | Vss | — | V | See Section 7.4 "Power-on Reset (POR)" for details | |
| D004 | SVDD | VDD Rise Rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See Section 7.4 "Power-on Reset (POR)" for details | |
| D010 | IDD | Supply Current ^(3,4) | _ | 175 0.625 | 275 1.1 | μA mA | Fosc = 4 MHz, Vdd = 2.0V Fosc = 4 MHz, Vdd = 5.0V | |
| | | | _ | 500 1.5 | 650 2.2 | μA mA | Fosc = 10 MHz, VDD = 3.0V Fosc = 20 MHz, VDD = 5.0V (PIC16F515 only) | |
| | | | _ | 11 38 | 26 110 | μΑ μΑ | Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 5.0V | |
| D020 | IPD | Power-down Current ⁽⁵⁾ | _ | 0.1 0.35 | 9.0 15.0 | μΑ μΑ | VDD = 2.0V VDD = 5.0V | |
| D022 | Iwdt | WDT Current ⁽⁵⁾ | | 1.0 7.0 | 18 22 | μΑ μΑ | VDD = 2.0V VDD = 5.0V | |

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.


- 2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
- **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
- 4: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- 5: For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.

TABLE 10-6: RESET, WATCHDOG TIMER AND DEVICE RESET TIMER – PIC12F508/509/16F505


| AC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise specificOperating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended) | | | $TA \leq +85^{\circ}C$ (industrial) | |
|--------------------|------|---|--|------------|------------|-------------------------------------|--|
| Param No. | Sym. | Characteristic | Min. Typ ⁽¹⁾ Max. Units Conditions | | | | Conditions |
| 30 | TMCL | MCLR Pulse Width (low) | 2000* | _ | _ | ns | VDD = 5.0V |
| 31 | Twdt | Watchdog Timer Time-out Period (no prescaler) | 9* 9* | 18* 18* | 30* 40* | ms ms | VDD = 5.0V (Industrial) VDD = 5.0V (Extended) |
| 32 | Tdrt | Device Reset Timer Period ⁽²⁾ | 9* 9* | 18* 18* | 30* 40* | ms ms | VDD = 5.0V (Industrial) VDD = 5.0V (Extended) |
| 34 | Tioz | I/O High-impedance from MCLR low | — | | 2000* | ns | |

* These parameters are characterized but not tested.


Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


















the case of other types of Reset events.








© 2009 Microchip Technology Inc.

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES | |
|----------------------------|-------------|------|----------|------|
| Dimen | sion Limits | MIN | NOM | MAX |
| Number of Pins | N | 14 | | |
| Pitch | е | | .100 BSC | |
| Top to Seating Plane | А | - | - | .210 |
| Molded Package Thickness | A2 | .115 | .130 | .195 |
| Base to Seating Plane | A1 | .015 | - | - |
| Shoulder to Shoulder Width | E | .290 | .310 | .325 |
| Molded Package Width | E1 | .240 | .250 | .280 |
| Overall Length | D | .735 | .750 | .775 |
| Tip to Seating Plane | L | .115 | .130 | .150 |
| Lead Thickness | С | .008 | .010 | .015 |
| Upper Lead Width | b1 | .045 | .060 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | - | - | .430 |

Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | MILLIMETERS | | | |
|--------------------------|----------|-------------|------|------|--|
| Dimensio | n Limits | MIN | NOM | MAX | |
| Number of Pins | Ν | 14 | | | |
| Pitch | е | 0.65 BSC | | | |
| Overall Height | А | _ | - | 1.20 | |
| Molded Package Thickness | A2 | 0.80 | 1.00 | 1.05 | |
| Standoff | A1 | 0.05 | - | 0.15 | |
| Overall Width | Е | 6.40 BSC | | | |
| Molded Package Width | E1 | 4.30 | 4.40 | 4.50 | |
| Molded Package Length | D | 4.90 | 5.00 | 5.10 | |
| Foot Length | L | 0.45 | 0.60 | 0.75 | |
| Footprint | L1 | 1.00 REF | | | |
| Foot Angle | φ | 0° | _ | 8° | |
| Lead Thickness | с | 0.09 | - | 0.20 | |
| Lead Width | b | 0.19 | - | 0.30 | |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

W

| Wake-up from Sleep | |
|----------------------------|----|
| Watchdog Timer (WDT) | |
| Period | 52 |
| Programming Considerations | |
| WWW Address | |
| WWW, On-Line Support | 6 |
| Z | |
| Zero bit | 11 |

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com