E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	5
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	41 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12f509-e-sn

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Device	Program Memory	Data Memory	1/0	Timers	
Device	Flash (words)	vords) SRAM (bytes)		8-bit	
PIC12F508	512	25	6	1	
PIC12F509	1024	41	6	1	
PIC16F505	1024	72	12	1	

Nama	Eurotion	Input	Output	Description		
Name	Function	Туре	Туре	Description		
GP0/ICSPDAT	GP0	TTL	CMOS	Bidirectional I/O pin. Can be software programmed for internal		
				weak pull-up and wake-up from Sleep on pin change.		
	ICSPDAT	ST	CMOS	In-Circuit Serial Programming™ data pin.		
GP1/ICSPCLK	GP1	TTL	CMOS	Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.		
	ICSPCLK	ST	CMOS	In-Circuit Serial Programming clock pin.		
GP2/T0CKI	GP2	TTL	CMOS	Bidirectional I/O pin.		
	TOCKI	ST	—	Clock input to TMR0.		
GP3/MCLR/Vpp	GP3	TTL	—	Input pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.		
	MCLR	ST	_	Master Clear (Reset). When configured as MCLR, this pin is an active-low Reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation or the device will enter Programming mode. Weak pull-up always on if configured as MCLR.		
	Vpp	ΗV	—	Programming voltage input.		
GP4/OSC2	GP4	TTL	CMOS	Bidirectional I/O pin.		
	OSC2	_	XTAL	Oscillator crystal output. Connections to crystal or resonator in Crystal Oscillator mode (XT and LP modes only, GPIO in other modes).		
GP5/OSC1/CLKIN	GP5	TTL	CMOS	Bidirectional I/O pin.		
	OSC1	XTAL	_	Oscillator crystal input.		
	CLKIN	ST	—	External clock source input.		
Vdd	Vdd	—	Р	Positive supply for logic and I/O pins.		
Vss	Vss		Р	Ground reference for logic and I/O pins.		

TABLE 3-2:	PIC12F508/509 PINOUT DESCRIP	NOIT

Legend: I = Input, O = Output, I/O = Input/Output, P = Power, — = Not used, TTL = TTL input, ST = Schmitt Trigger input, HV = High Voltage

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the PC is incremented every Q1 and the instruction is fetched from program memory and latched into the instruction register in Q4. It is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-3 and Example 3-1.

3.2 Instruction Flow/Pipelining

An instruction cycle consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the PC to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the PC incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset ⁽²⁾	Page #
00h	INDF	Uses Cor register)	ntents of	FSR to A	Address I	Data Mem	ory (not a	physic	al	XXXX XXXX	28
01h	TMR0	8-bit Rea	I-Time C	lock/Cou	nter					xxxx xxxx	35
02h ⁽¹⁾	PCL	Low-orde	er 8 bits o	of PC						1111 1111	27
03h	STATUS	RBWUF	_	PA0	TO	PD	Z	DC	С	0-01 1xxx	22
04h	FSR	Indirect D	ata Men	nory Add	ress Poir	nter				100x xxxx	28
05h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		1111 111-	26
06h	PORTB	—	_	RB5	RB4	RB3	RB2	RB1	RB0	xx xxxx	31
07h	PORTC	—	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	31
N/A	TRISB	—	_	I/O Con	trol Regis	ster				11 1111	31
N/A	TRISC	_	_	I/O Control Register					11 1111	31	
N/A	OPTION	RBWU	RBPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	25

TABLE 4-2:	SPECIAL FUNCTION REGISTER (SFR) SUMMARY (PIC16F505)
------------	---

Legend: -= unimplemented, read as '0', x = unknown, u = unchanged, q = value depends on condition. **Note 1:** If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

Other (non Power-up) Resets include external reset through MCLR, Watchdog Timer and wake-up on pin change Reset.

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

Section 10.0 "Electrical Characteristics" shows RC frequency variation from part-to-part due to normal process variation. The variation is larger for larger values of R (since leakage current variation will affect RC frequency more for large R) and for smaller values of C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications section for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C and VDD values.





7.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and $25^{\circ}C$, (see **Section 10.0** "**Electrical Characteristics**" for information on variation over voltage and temperature).

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal RC oscillator. This location is always uncode protected, regardless of the code-protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the Reset vector. This will load the W register with the calibration value upon Reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note:	Erasing the device will also erase the pre-					
	programmed internal calibration value for					
	the internal oscillator. The calibration					
	value must be read prior to erasing the					
	part so it can be reprogrammed correctly					
	later.					

For the PIC12F508/509/16F505 devices, only bits <7:1> of OSCCAL are implemented. Bits CAL6-CAL0 are used for calibration. Adjusting CAL6-CAL0 from '0000000' to '1111111' changes the clock speed. See Register 4-5 for more information.

Note:	The 0 bit of OSCCAL is unimplemented						
	and should be written as '0' when						
	modifying OSCCAL for compatibility with						
	future devices.						

7.3 Reset

The device differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT time-out Reset during normal operation
- WDT time-out Reset during Sleep
- Wake-up from Sleep on pin change

Some registers are not reset in any way, they are unknown on POR and unchanged in any other Reset. Most other registers are reset to "Reset state" on Power-on Reset (POR), MCLR, WDT or Wake-up on pin change Reset during normal operation. They are not affected by a WDT Reset during Sleep or MCLR Reset during Sleep, since these Resets are viewed as resumption of normal operation. The exceptions to this are TO, PD and RBWUF/GPWUF bits. They are set or cleared differently in different Reset situations. These bits are used in software to determine the nature of Reset. See Table 7-4 for a full description of Reset states of all registers.

Register	Address	Power-on Reset	MCLR Reset, WDT Time-out, Wake-up On Pin Change	
W	_	qqqq qqqu ⁽¹⁾	qqqq qqqu(1)	
INDF	00h	XXXX XXXX	uuuu uuuu	
TMR0	01h	XXXX XXXX	uuuu uuuu	
PC	02h	1111 1111	1111 1111	
STATUS	03h	0001 1xxx	q00q quuu (2), (3)	
FSR ⁽⁴⁾	04h	110x xxxx	11uu uuuu	
FSR ⁽⁵⁾	04h	111x xxxx	111u uuuu	
OSCCAL	05h	1111 111-	uuuu uuu-	
GPIO	06h	xx xxxx	uu uuuu	
OPTION		1111 1111	1111 1111	
TRIS	_	11 1111	11 1111	

TABLE 7-3: RESET CONDITIONS FOR REGISTERS – PIC12F508/509

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition.

Note 1: Bits <7:2> of W register contain oscillator calibration values due to MOVLW XX instruction at top of memory.

2: See Table 7-5 for Reset value for specific conditions.

3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

4: PIC12F509 only.

5: PIC12F508 only.

7.3.1 MCLR ENABLE

This Configuration bit, when unprogrammed (left in the '1' state), enables the external MCLR function. When programmed, the MCLR function is tied to the internal VDD and the pin is assigned to be an input only. See Figure 7-6.



7.4 Power-on Reset (POR)

The PIC12F508/509/16F505 devices incorporate an on-chip Power-on Reset (POR) circuitry, which provides an internal chip Reset for most power-up situations.

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the internal POR, program the (GP3/RB3)/MCLR/VPP pin as MCLR and tie through a resistor to VDD, or program the pin as (GP3/RB3). An internal weak pull-up resistor is implemented using a transistor (refer to Table 10-2 for the pull-up resistor ranges). This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See **Section 10.0 "Electrical Characteristics"** for details.

When the devices start normal operation (exit the Reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the devices must be held in Reset until the operating parameters are met.

A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 7-7.

The Power-on Reset circuit and the Device Reset Timer (see **Section 7.5 "Device Reset Timer (DRT)**") circuit are closely related. On power-up, the Reset latch is set and the DRT is reset. The DRT timer begins counting once it detects MCLR to be high. After the time-out period, which is typically 18 ms, it will reset the Reset latch and thus end the on-chip Reset signal.

A power-up example where MCLR is held low is shown in Figure 7-8. VDD is allowed to rise and stabilize before bringing MCLR high. The chip will actually come out of Reset TDRT msec after MCLR goes high.

In Figure 7-9, the on-chip Power-on Reset feature is being used (MCLR and VDD are tied together or the pin is programmed to be (GP3/RB3). The VDD is stable before the start-up timer times out and there is no problem in getting a proper Reset. However, Figure 7-10 depicts a problem situation where VDD rises too slowly. The time between when the DRT senses that MCLR is high and when MCLR and VDD actually reach their full value, is too long. In this situation, when the start-up timer times out, VDD has not reached the VDD (min) value and the chip may not function correctly. For such situations, we recommend that external RC circuits be used to achieve longer POR delay times (Figure 7-9).

Note:	When the devices start normal operation				
	(exit the Reset condition), device operat-				
	ing parameters (voltage, frequency, tem-				
	perature, etc.) must be met to ensure				
	operation. If these conditions are not met,				
	the device must be held in Reset until the				
	operating conditions are met.				

For additional information, refer to Application Notes AN522 *"Power-Up Considerations"* (DS00522) and AN607 *"Power-up Trouble Shooting"* (DS00607).

7.9 Power-down Mode (Sleep)

A device may be powered down (Sleep) and later powered up (wake-up from Sleep).

7.9.1 SLEEP

The Power-Down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the TO bit (STATUS<4>) is set, the PD bit (STATUS<3>) is cleared and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, driving low or high-impedance).

Note: A Reset generated by a WDT time-out does not drive the MCLR pin low.

For lowest current consumption while powered down, the T0CKI input should be at VDD or Vss and the (GP3/RB3)/MCLR/VPP pin must be at a logic high level if MCLR is enabled.

7.9.2 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- An external Reset input on (GP3/RB3)/MCLR/ VPP pin, when configured as MCLR.
- 2. A Watchdog Timer time-out Reset (if WDT was enabled).
- A change on input pin GP0/RB0, GP1/RB1, GP3/RB3 or RB4 when wake-up on change is enabled.

These events cause a device Reset. The \overline{TO} , \overline{PD} and GPWUF/RBWUF bits can be used to determine the cause of device Reset. The \overline{TO} bit is cleared if a WDT time-out occurred (and caused wake-up). The \overline{PD} bit, which is set on power-up, is cleared when SLEEP is invoked. The GPWUF/RBWUF bit indicates a change in state while in Sleep at pins GP0/RB0, GP1/RB1, GP3/RB3 or RB4 (since the last file or bit operation on GP/RB port).

Note: Caution: Right before entering Sleep, read the input pins. When in Sleep, wakeup occurs when the values at the pins change from the state they were in at the last reading. If a wake-up on change occurs and the pins are not read before reentering Sleep, a wake-up will occur immediately even if no pins change while in Sleep mode.

The WDT is cleared when the device wakes from Sleep, regardless of the wake-up source.

7.10 Program Verification/Code Protection

If the code protection bit has not been programmed, the on-chip program memory can be read out for verification purposes.

The first 64 locations and the last location (OSCCAL) can be read, regardless of the code protection bit setting.

The last memory location can be read regardless of the code protection bit setting on the PIC12F508/509/ 16F505 devices.

7.11 ID Locations

Four memory locations are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify.

Use only the lower 4 bits of the ID locations and always program the upper 8 bits as '0's.

7.12 In-Circuit Serial Programming™

The PIC12F508/509/16F505 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware, to be programmed.

The devices are placed into a Program/Verify mode by holding the <u>GP1/RB1</u> and GP0/RB0 pins low while raising the <u>MCLR</u> (VPP) pin from VIL to VIHH (see programming specification). GP1/RB1 becomes the programming clock and GP0/RB0 becomes the programming data. Both GP1/RB1 and GP0/RB0 are Schmitt Trigger inputs in this mode.

After Reset, a 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending if the command was a Load or a Read. For complete details of serial programming, please refer to the PIC12F508/509/16F505 Programming Specifications.

A typical In-Circuit Serial Programming connection is shown in Figure 7-15.

8.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories.

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 12-bit word divided into an **opcode**, which specifies the instruction type, and one or more **operands** which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 8-1, while the various opcode fields are summarized in Table 8-1.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8 or 9-bit constant or literal value.

TABLE 8-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0 (store result in W) d = 1 (store result in file register 'f') Default is d = 1
label	Label name
TOS	Top-of-Stack
PC	Program Counter
WDT	Watchdog Timer counter
TO	Time-out bit
PD	Power-down bit
dest	Destination, either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
< >	Register bit field
E	In the set of
italics	User defined term (font is courier)

All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Figure 8-1 shows the three general formats that the instructions can have. All examples in the figure use the following format to represent a hexadecimal number:

0xhhh

where 'h' signifies a hexadecimal digit.

FIGURE 8-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations								
11	65	4		0				
OPCODE	d		f (FILE #)					
d = 0 for destination W d = 1 for destination f f = 5-bit file register address								
Bit-oriented file r	register o	peratio	ons					
11	87	5	4	0				
OPCODE	b (E	SIT #)	f (FILE #)					
f = 5-bit file	register a ol operat i	ddress i ons (e	xcept GOTO)					
<u>11</u>	8	7		0				
OPCODE			k (literal)					
k = 8-bit immediate value								
Literal and control operations – GOTO instruction								
11	9	8		0				
OPCODE k (literal)								
k = 9-bit im	mediate va	alue	k = 9-bit immediate value					

ADDWF	Add W and f	
Syntax:	[label] ADDWF	f,d
Operands:	$0 \le f \le 31$ $d \in [0,1]$	
Operation:	$(W)\textbf{+}(f)\rightarrow(dest)$	
Status Affected:	C, DC, Z	
Description:	Add the contents of and register 'f'. If 'c is stored in the W r '1', the result is stor register 'f'.	f the W register l' is'o', the result egister. If 'd' is red back in

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W).AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of the W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (dest)
Status Affected:	Z
Description:	The contents of the W register are AND'ed with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 31 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction.

9.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

9.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.







10.2 DC Characteristics: PIC12F508/509/16F505 (Extended)

DC Characteristics			Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)				
Param No.	Sym.	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions
D001	Vdd	Supply Voltage	2.0		5.5	V	See Figure 10-1
D002	Vdr	RAM Data Retention Voltage ⁽²⁾	_	1.5*	—	V	Device in Sleep mode
D003	VPOR	VDD Start Voltage to ensure Power-on Reset	—	Vss	—	V	See Section 7.4 "Power-on Reset (POR)" for details
D004	SVDD	VDD Rise Rate to ensure Power-on Reset	0.05*	—	—	V/ms	See Section 7.4 "Power-on Reset (POR)" for details
D010	IDD	Supply Current ^(3,4)	-	175 0.625	275 1.1	μA mA	Fosc = 4 MHz, VDD = 2.0V Fosc = 4 MHz, VDD = 5.0V
			_	500 1.5	650 2.2	μA mA	Fosc = 10 MHz, VDD = 3.0V Fosc = 20 MHz, VDD = 5.0V (PIC16F515 only)
			_	11 38	26 110	μΑ μΑ	Fosc = 32 kHz, VDD = 2.0V Fosc = 32 kHz, VDD = 5.0V
D020	IPD	Power-down Current ⁽⁵⁾	—	0.1	9.0	μA	VDD = 2.0V
			—	0.35	15.0	μA	VDD = 5.0V
D022	Iwdt	WDT Current ⁽⁵⁾	— —	1.0 7.0	18 22	μΑ μΑ	VDD = 2.0V VDD = 5.0V

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

- 2: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.
- **3:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern and temperature also have an impact on the current consumption.
- 4: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.
- 5: For standby current measurements, the conditions are the same as IDD, except that the device is in Sleep mode. If a module current is listed, the current is for that specific module enabled and the device in Sleep.

Param No.Sym.CharacteristicMin.Typ(1)Max.UnitsConditions1AFoscExternal CLKIN Frequency(2)DC4MHzXT Oscillator mode (PIC16F505 only)1AFoscExternal CLKIN Frequency(2)DC20MHzEC, HS Oscillator mode (PIC16F505 only)1ADC200kHzLP Oscillator mode1AOscillator Frequency(2)4MHzEXTRC Oscillator mode1AOscillator Frequency(2)4MHzXT Oscillator mode1AToscExternal CLKIN Period(2)250nsXT Oscillator mode1ToscExternal CLKIN Period(2)250nsEC, HS Oscillator mode1ToscExternal CLKIN Period(2)250nsEC, HS Oscillator mode1ToscExternal CLKIN Period(2)250nsEXTRC Oscillator mode1ToscExternal CLKIN Period(2)250nsEXTRC Oscillator mode2TostInstruction Cycle Time2004/FoscnsEXTRC Oscillator mode2TostInstruction Cycle Time2004/FoscnsXT Oscillator mode3Tost,Clock in (OSC1) Low or High50*msXT Oscillator4Tosf,Clock in (OSC1) Rise or FallmsXT Oscill	AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$				
1A Fosc External CLKIN Frequency ⁽²⁾ DC - 4 MHz XT Oscillator mode (PIC16F505 only) DC - 20 MHz LP Oscillator mode (PIC16F505 only) Oscillator Frequency ⁽²⁾ - - 4 MHz XT Oscillator mode 0scillator Frequency ⁽²⁾ - - 4 MHz XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 - - ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 - - ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 - - ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 - - ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 - ns EXTRC Oscillator mode 1 Oscillator Period ⁽²⁾ 250 - ns ISTRC Oscillator mode 2 Tor Instruction Cycle Time 200 4/Fosc ns HS Oscillator mode <th>Param No.</th> <th>Sym.</th> <th>Characteristic</th> <th>Min.</th> <th>Тур⁽¹⁾</th> <th>Max.</th> <th>Units</th> <th>Conditions</th>	Param No.	Sym.	Characteristic	Min.	Тур ⁽¹⁾	Max.	Units	Conditions	
Image: here is a straight of the straig	1A	Fosc	External CLKIN Frequency ⁽²⁾	DC		4	MHz	XT Oscillator mode	
$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$				DC	—	20	MHz	EC, HS Oscillator mode (PIC16F505 only)	
Oscillator Frequency ⁽²⁾ 4 MHz EXTRC Oscillator mode 0.1 4 MHz XT Oscillator mode 1 20 MHz HS Oscillator mode (PIC16F505 only) 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode (PIC16F505 only) ns EXTRC Oscillator mode (PIC16F505 only) 0scillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 0scillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 10,000 ns XT Oscillator mode 50 ns 2 TCY Instruction Cycle Time 200 4/Fosc -				DC		200	kHz	LP Oscillator mode	
1 Tosc 0.1 4 MHz XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns EC, HS Oscillator mode 0 50 ns EC, HS Oscillator mode 0 Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 0 Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 0 Oscillator Period ⁽²⁾ 250 ns KT Oscillator mode 10 000 ns XT Oscillator mode 250 ns KT Oscillator mode 2 Tcy Instruction Cycle Time 200 4/Fosc ns XT Oscillator 3 TosL, TosH Clock in (OSC1) Low or High 50* -			Oscillator Frequency ⁽²⁾	—	—	4	MHz	EXTRC Oscillator mode	
Image: heat of the system 4 20 MHz HS Oscillator mode (PIC16F505 only) 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 50 ns EC, HS Oscillator mode EC, HS Oscillator mode Oscillator Period ⁽²⁾ 5 µs LP Oscillator mode Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 0 10,000 ns XT Oscillator mode NT Oscillator mode 2 TcY Instruction Cycle Time 200 4/Fosc ns 3 TosL, TosH Clock in (OSC1) Low or High 50* ns </td <td></td> <td></td> <td></td> <td>0.1</td> <td>—</td> <td>4</td> <td>MHz</td> <td>XT Oscillator mode</td>				0.1	—	4	MHz	XT Oscillator mode	
Image: constraint of the constra				4	—	20	MHz	HS Oscillator mode (PIC16F505 only)	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				—	—	200	kHz	LP Oscillator mode	
4TosR, TosFClock in (OSC1) Rise or Fall TimensEC, HS Oscillator mode (PIC16F505 only)5µsLP Oscillator mode00nsEXTRC Oscillator mode250-10,000nsXT Oscillator mode250-10,000nsXT Oscillator mode50-250-nsHS Oscillator mode50-250nsHS Oscillator mode50-250nsHS Oscillator mode50-250nsLP Oscillator mode2TCYInstruction Cycle Time2004/Fosc-3TosL, TosHClock in (OSC1) Low or High Time50*ns2*µsLP Oscillator10*nsKT Oscillator4TosFClock in (OSC1) Rise or Fall25*ns15*nsLP Oscillator15*nsEC, HS Oscillator50*nsLP Oscillator	1	Tosc	External CLKIN Period ⁽²⁾	250	_	—	ns	XT Oscillator mode	
Image: space of the sector				50	—	—	ns	EC, HS Oscillator mode (PIC16F505 only)	
Oscillator Period ⁽²⁾ 250nsEXTRC Oscillator mode25010,000nsXT Oscillator mode50250nsHS Oscillator mode (PIC16F505 only)5µsLP Oscillator mode2TCYInstruction Cycle Time2004/Foscns3TosL, TosHClock in (OSC1) Low or High Time50*nsXT Oscillator2*µsLP Oscillator2*ns4TosR, TosFClock in (OSC1) Rise or Fall Time25*nsXT Oscillator4TosR, TosFClock in (OSC1) Rise or Fall Time25*nsXT Oscillator4TosF TosFClock in (OSC1) Rise or Fall Time25*nsLP OscillatorTosF 				5	—		μs	LP Oscillator mode	
25010,000nsXT Oscillator mode50250nsHS Oscillator mode (PIC16F505 only)5µsLP Oscillator mode2TCYInstruction Cycle Time2004/Foscns3TosL, TosHClock in (OSC1) Low or High Time50*ns2*µsLP Oscillator10*nsXT Oscillator4TosR, TosFClock in (OSC1) Rise or Fall Time25*ns4TosR, TosFClock in (OSC1) Rise or Fall Time25*nsXT Oscillator4TosR, TosFClock in (OSC1) Rise or Fall Time25*nsLP OscillatorTosFClock in (OSC1) Rise or Fall Time15*nsLP OscillatorTosFTime15*nsLP Oscillator			Oscillator Period ⁽²⁾	250	_	—	ns	EXTRC Oscillator mode	
Image: second				250	—	10,000	ns	XT Oscillator mode	
$ \begin{array}{ c c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $				50	—	250	ns	HS Oscillator mode (PIC16F505 only)	
2 TCY Instruction Cycle Time 200 4/Fosc — ns 3 TosL, TosH Clock in (OSC1) Low or High Time 50* — — ns XT Oscillator 10* 2* — — µs LP Oscillator 4 TosR, TosF Clock in (OSC1) Rise or Fall — — 25* ns XT Oscillator 4 TosF Clock in (OSC1) Rise or Fall — — 25* ns XT Oscillator - TosF Time — — 50* ns LP Oscillator - - 50* ns LP Oscillator EC, HS Oscillator - - - 15* ns LP Oscillator				5	—	—	μs	LP Oscillator mode	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	TCY	Instruction Cycle Time	200	4/Fosc	—	ns		
$ \begin{array}{ c c c c c c c c } \hline IosH & Iime & 2^* & - & - & \mu s & LP \ Oscillator \\ \hline Io^* & - & - & ns & EC, \ HS \ Oscillator \\ \hline IOC16F505 \ only) \\ \hline 4 & TosR, \\ TosF & Time & - & - & 25^* & ns & XT \ Oscillator \\ \hline Time & - & - & 50^* & ns & LP \ Oscillator \\ \hline - & - & 15^* & ns & EC, \ HS \ Oscillator \\ \hline IOSH & IDSH & IDSH \\ \hline IOSH & IDS$	3	TosL,	Clock in (OSC1) Low or High	50*	—	—	ns	XT Oscillator	
4 TosR, TosF Clock in (OSC1) Rise or Fall - - ns EC, HS Oscillator (PIC16F505 only) 4 TosR, TosF Clock in (OSC1) Rise or Fall - - 25* ns XT Oscillator - - 50* ns LP Oscillator - - 15* ns EC, HS Oscillator		TosH	Time	2*	—	—	μs	LP Oscillator	
4 TosR, Clock in (OSC1) Rise or Fall — — 25* ns XT Oscillator TosF Time — — 50* ns LP Oscillator — — 15* ns EC, HS Oscillator (PIC16F505 only)				10*	—		ns	EC, HS Oscillator (PIC16F505 only)	
TosF Time — — 50* ns LP Oscillator — — — 15* ns EC, HS Oscillator (PIC16F505 only)	4	TosR,	Clock in (OSC1) Rise or Fall	—	_	25*	ns	XT Oscillator	
— — 15* ns EC, HS Oscillator (PIC16F505 only)		TosF	Time	—	—	50*	ns	LP Oscillator	
				—	—	15*	ns	EC, HS Oscillator (PIC16F505 only)	

TABLE 10-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC12F508/509/16F505

These parameters are characterized but not tested.

Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for Note 1: design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

FIGURE 10-7: TIMER0 CLOCK TIMINGS - PIC12F508/509/16F505



TABLE 10-7: TIMER0 CLOCK REQUIREMENTS - PIC12F508/509/16F505

AC CHARACTERISTICS		Standard Oper Operating Temp Operating Volta Section 10.1 "F	Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ (industrial) $-40^{\circ}C \leq TA \leq +125^{\circ}C$ (extended)Operating Voltage VDD range is described inSection 10.1 "Power-on Reset (POR)"						
Param No.	Sym.	Characte	eristic	Min.	Тур ⁽¹⁾	Max.	Units	Conditions	
40	Tt0H	T0CKI High Pulse	No Prescaler	0.5 TCY + 20*	_	—	ns		
W		Width	With Prescaler	10*	—	—	ns		
41	Tt0L	T0CKI Low Pulse	No Prescaler	0.5 TCY + 20*	—	—	ns		
W		Width	With Prescaler	10*	_	—	ns		
42	Tt0P	T0CKI Period		20 or Tcy + 40* N		_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)	

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

NOTES:

8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3	
]	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	А	-	-	1.75	
Molded Package Thickness	A2	1.25	_	_	
Standoff §	A1	0.10	_	0.25	
Overall Width	E	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D		4.90 BSC		
Chamfer (optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	_	0.25	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

14-Lead Plastic Small Outline (SL) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		14	
Pitch	е		1.27 BSC	
Overall Height	А	Ι	_	1.75
Molded Package Thickness	A2	1.25	_	-
Standoff §	A1	0.10	-	0.25
Overall Width	Е		6.00 BSC	
Molded Package Width	E1		3.90 BSC	
Overall Length	D		8.65 BSC	
Chamfer (optional)	h	0.25	_	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Foot Angle	¢	0°	_	8°
Lead Thickness	С	0.17	_	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

APPENDIX A: REVISION HISTORY

Revision A (April 2004)

Original data sheet for PIC12F508/509/16F505 devices

Revision B (June 2005)

Update packages

Revision C (03/2007)

Revised Table 3-2 Legend; Revised Table 3-3 RB3 and Legend; Revised Table 10-4 F10; Replaced Package Drawings (Rev. AN); Added DFN package; Replaced Development Support Section; Revised Product ID System.

Revision D (12/2007)

Revised Title; Operating Current; Table 1-1 added DFN and revised note; Revised Section 3.0, last paragraph; Revised Figure 4-4; Revised Table 4-2 (FSR); Revised Register 7-1 and Register 7-2; Revised Section 7.2.2; Revised Table 7-3, Note 2; Revised Table 7-4 (FSR) and Note 2; Deleted Section 7.3.1: External Clock In and Figure 7-6; Revised new Section 7.3.1; Replaced TBD with new data in Tables 10-4 and 10-5; Revised Tables 10-1 (Industrial), 10-2 (Extended), and Tables 10-1 (Industrial, Extended) and 10-2 (Pull-up Resistor Ranges), 10-3, 10-4 and 10-6; Revised Figure 10-1, Figure 10-2; Section 11.0, Added Char data; Revised Package Marking Information; Revised Product ID System.

Revision E (08/2009)

Added PIC16F505 16-Pin diagram (QFN); Added Note after subsection 5.2 PORTC; Updated Note 4 and deleted Note 5, Table 10-1; Deleted Param. No. D061 (Table 10-1) and Param. No. D061A becomes D061; Added QFN Package Information; Revised Product Identification System; Added Figures 11-14, 11-15, 11-16, 11-7 to Char Data section; Other minor corrections; Removed Preliminary status.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Woul	ld you like a reply?YN	
Devi	ce: PIC12F508/509/16F505	Literature Number: DS41236E
Ques	stions:	
1. V	What are the best features of this do	cument?
_		
2. ⊦	How does this document meet your l	hardware and software development needs?
_		
_		
3. E	Do you find the organization of this d	locument easy to follow? If not, why?
_		
_		
4. V	What additions to the document do y	ou think would enhance the structure and subject?
-		
5. V	What deletions from the document c	ould be made without affecting the overall usefulness?
-		
-	- 4k	a formation (what and what a 20
6. I	s there any incorrect or misleading i	nformation (what and where)?
-		
_ 7 ∟	tow would you improve this docume	ant2
<i>i</i> . I		ин:
-		
-		