E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	11
Program Memory Size	1.5KB (1K x 12)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	72 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	14-DIP (0.300", 7.62mm)
Supplier Device Package	14-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f505-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name Eulection Input Output Description				Description
Name	Function	Туре	Туре	Description
GP0/ICSPDAT	GP0	TTL	CMOS	Bidirectional I/O pin. Can be software programmed for internal
				weak pull-up and wake-up from Sleep on pin change.
	ICSPDAT	ST	CMOS	In-Circuit Serial Programming™ data pin.
GP1/ICSPCLK	GP1	TTL	CMOS	Bidirectional I/O pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	ICSPCLK	ST	CMOS	In-Circuit Serial Programming clock pin.
GP2/T0CKI	GP2	TTL	CMOS	Bidirectional I/O pin.
	TOCKI	ST	—	Clock input to TMR0.
GP3/MCLR/Vpp	GP3	TTL	—	Input pin. Can be software programmed for internal weak pull-up and wake-up from Sleep on pin change.
	MCLR	ST	_	Master Clear (Reset). When configured as MCLR, this pin is an active-low Reset to the device. Voltage on MCLR/VPP must not exceed VDD during normal device operation or the device will enter Programming mode. Weak pull-up always on if configured as MCLR.
	Vpp	ΗV	—	Programming voltage input.
GP4/OSC2	GP4	TTL	CMOS	Bidirectional I/O pin.
	OSC2	_	XTAL	Oscillator crystal output. Connections to crystal or resonator in Crystal Oscillator mode (XT and LP modes only, GPIO in other modes).
GP5/OSC1/CLKIN	GP5	TTL	CMOS	Bidirectional I/O pin.
	OSC1	XTAL	_	Oscillator crystal input.
	CLKIN	ST	—	External clock source input.
Vdd	Vdd	—	Р	Positive supply for logic and I/O pins.
Vss	Vss		Р	Ground reference for logic and I/O pins.

TABLE 3-2:	PIC12F508/509 PINOUT DESCRIP	NOIT

Legend: I = Input, O = Output, I/O = Input/Output, P = Power, — = Not used, TTL = TTL input, ST = Schmitt Trigger input, HV = High Voltage

4.0 MEMORY ORGANIZATION

The PIC12F508/509/16F505 memories are organized into program memory and data memory. For devices with more than 512 bytes of program memory, a paging scheme is used. Program memory pages are accessed using one STATUS register bit. For the PIC12F509 and PIC16F505, with data memory register files of more than 32 registers, a banking scheme is used. Data memory banks are accessed using the File Select Register (FSR).

4.1 Program Memory Organization for the PIC12F508/509

The PIC12F508 device has a 10-bit Program Counter (PC) and PIC12F509 has a 11-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space.

Only the first 512 x 12 (0000h-01FFh) for the PIC12F508, and 1K x 12 (0000h-03FFh) for the PIC12F509 are physically implemented (see Figure 4-1). Accessing a location above these boundaries will cause a wrap-around within the first 512 x 12 space (PIC12F508) or 1K x 12 space (PIC12F509). The effective Reset vector is a 0000h (see Figure 4-1). Location 01FFh (PIC12F508) and location 03FFh (PIC12F509) contain the internal clock oscillator calibration value. This value should never be overwritten.

FIGURE 4-1:

PROGRAM MEMORY MAP AND STACK FOR THE PIC12F508/509



4.2 Program Memory Organization For The PIC16F505

The PIC16F505 device has a 11-bit Program Counter (PC) capable of addressing a 2K x 12 program memory space.

The 1K x 12 (0000h-03FFh) for the PIC16F505 are physically implemented. Refer to Figure 4-2. Accessing a location above this boundary will cause a wrap-around within the first 1K x 12 space. The effective Reset vector is at 0000h (see Figure 4-2). Location 03FFh contains the internal oscillator calibration value. This value should never be overwritten.

FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR THE PIC16F505



4.3 Data Memory Organization

Data memory is composed of registers or bytes of RAM. Therefore, data memory for a device is specified by its register file. The register file is divided into two functional groups: Special Function Registers (SFR) and General Purpose Registers (GPR).

The Special Function Registers include the TMR0 register, the Program Counter (PCL), the STATUS register, the I/O registers (ports) and the File Select Register (FSR). In addition, Special Function Registers are used to control the I/O port configuration and prescaler options.

The General Purpose Registers are used for data and control information under command of the instructions.

For the PIC12F508/509, the register file is composed of 7 Special Function Registers, 9 General Purpose Registers and 16 or 32 General Purpose Registers accessed by banking (see Figure 4-3 and Figure 4-4).

For the PIC16F505, the register file is composed of 8 Special Function Registers, 8 General Purpose Registers and 64 General Purpose Registers accessed by banking (Figure 4-5).

4.3.1 GENERAL PURPOSE REGISTER FILE

The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register (FSR). See Section 4.9 "Indirect Data Addressing: INDF and FSR Registers".



FIGURE 4-5: PIC16F505 REGISTER FILE MAP



4.3.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions to control the operation of the device (Table 4-1).

The Special Function Registers can be classified into two sets. The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section for each peripheral feature.

TABLE 4-1:	SPECIAL FUNCTION REGISTER (SFR) SUMMAR	Y (PIC12F508/509)
------------	--	-------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-On Reset ⁽²⁾	Page #
00h	INDF	Uses Contents of FSR to Address Data Memory (not a physical register)							XXXX XXXX	28	
01h	TMR0	8-bit Rea	I-Time C	lock/Cou	unter					xxxx xxxx	35
02h ⁽¹⁾	PCL	Low-orde	r 8 bits c	of PC						1111 1111	27
03h	STATUS	GPWUF	_	PA0 ⁽⁵⁾	TO	PD	Z	DC	С	0-01 1xxx (3)	22
04h	FSR	Indirect D	Indirect Data Memory Address Pointer							111x xxxx	28
04h ⁽⁴⁾	FSR	Indirect D	Indirect Data Memory Address Pointer							110x xxxx	28
05h	OSCCAL	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0		1111 111-	26
06h	GPIO	_		GP5	GP4	GP3	GP2	GP1	GP0	xx xxxx	31
N/A	TRISGPIO	—		I/O Control Register					11 1111	31	
N/A	OPTION	GPWU	GPPU	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	24

Legend: -= unimplemented, read as '0', x = unknown, u = unchanged, q = value depends on condition.

Note 1: The upper byte of the Program Counter is not directly accessible. See **Section 4.7** "**Program Counter**" for an explanation of how to access these bits.

- 2: Other (non Power-up) Resets include external Reset through MCLR, Watchdog Timer and wake-up on pin change Reset.
- 3: If Reset was due to wake-up on pin change, then bit 7 = 1. All other Resets will cause bit 7 = 0.

4: PIC12F509 only.

5: This bit is used on the PIC12F509. For code compatibility do not use this bit on the PIC12F508.

4.5 **OPTION Register**

The OPTION register is a 8-bit wide, write-only register, which contains various control bits to configure the Timer0/WDT prescaler and Timer0.

By executing the OPTION instruction, the contents of the W register will be transferred to the OPTION register. A Reset sets the OPTION<7:0> bits.

- Note: If TRIS bit is set to '0', the wake-up on change and pull-up functions are disabled for that pin (i.e., note that TRIS overrides Option control of GPPU/RBPU and GPWU/RBWU).
- If the TOCS bit is set to '1', it will override Note: the TRIS function on the T0CKI pin.

REGISTER 4-3: OPTION REGISTER (PIC12F508/509)

			-	-				
W-1	W-1	W-1	W-1	W-1	W-1	W-1	W-1	
GPWU	GPPU	TOCS	T0SE	PSA	PS2	PS1	PS0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	
bit 7	GPWU: Enab 1 = Disabled 0 = Enabled	le Wake-up on	Pin Change	bit (GP0, GP1,	GP3)			
bit 6	GPPU : Enable 1 = Disabled 0 = Enabled	e Weak Pull-up	os bit (GP0, G	GP1, GP3)				
bit 5	TOCS : Timer0 1 = Transition 0 = Transition	Clock Source on T0CKI pin on internal ins	Select bit (overrides TF truction cycle	RIS on the T0C clock, Fosc/4	KI pin)			
bit 4	t 4 TOSE : Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on the T0CKI pin 0 = Increment on low-to-high transition on the T0CKI pin							
bit 3	PSA: Prescale 1 = Prescaler 0 = Prescaler	er Assignment assigned to th assigned to Ti	bit e WDT mer0					

bit 2-0 PS<2:0>: Prescaler Rate Select bits

Bit Value	Timer0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4

010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1 : 128	1:64
111	1:256	1:128

4.7 **Program Counter**

As a program instruction is executed, the Program Counter (PC) will contain the address of the next program instruction to be executed. The PC value is increased by one every instruction cycle, unless an instruction changes the PC.

For a GOTO instruction, bits 8:0 of the PC are provided by the GOTO instruction word. The Program Counter (PCL) is mapped to PC<7:0>. Bit 5 of the STATUS register provides page information to bit 9 of the PC (Figure 4-6).

For a CALL instruction, or any instruction where the PCL is the destination, bits 7:0 of the PC again are provided by the instruction word. However, PC<8> does not come from the instruction word, but is always cleared (Figure 4-6).

Instructions where the PCL is the destination, or modify PCL instructions, include MOVWF PC, ADDWF PC and BSF PC, 5.

Note: Because PC<8> is cleared in the CALL instruction or any modify PCL instruction, all subroutine calls or computed jumps are limited to the first 256 locations of any program memory page (512 words long).

FIGURE 4-6: LOADING OF PC BRANCH INSTRUCTIONS



4.7.1 EFFECTS OF RESET

The PC is set upon a Reset, which means that the PC addresses the last location in the last page (i.e., the oscillator calibration instruction). After executing MOVLW XX, the PC will roll over to location 00h and begin executing user code.

The STATUS register page preselect bits are cleared upon a Reset, which means that page 0 is pre-selected.

Therefore, upon a Reset, a GOTO instruction will automatically cause the program to jump to page 0 until the value of the page bits is altered.

4.8 Stack

The PIC12F508/509/16F505 devices have a 2-deep, 12-bit wide hardware PUSH/POP stack.

A CALL instruction will PUSH the current value of Stack 1 into Stack 2 and then PUSH the current PC value, incremented by one, into Stack Level 1. If more than two sequential CALLs are executed, only the most recent two return addresses are stored.

A RETLW instruction will POP the contents of Stack Level 1 into the PC and then copy Stack Level 2 contents into Stack Level 1. If more than two sequential RETLWS are executed, the stack will be filled with the address previously stored in Stack Level 2. Note that the W register will be loaded with the literal value specified in the instruction. This is particularly useful for the implementation of data look-up tables within the program memory.

Note 1:	There are no Status bits to indicate stack						
	overflows or stack underflow conditions.						
2:	There	are	no	instruction	mnemonics		

called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions.

NOTES:

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

Section 10.0 "Electrical Characteristics" shows RC frequency variation from part-to-part due to normal process variation. The variation is larger for larger values of R (since leakage current variation will affect RC frequency more for large R) and for smaller values of C (since variation of input capacitance will affect RC frequency more).

Also, see the Electrical Specifications section for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C and VDD values.





7.2.5 INTERNAL 4 MHz RC OSCILLATOR

The internal RC oscillator provides a fixed 4 MHz (nominal) system clock at VDD = 5V and $25^{\circ}C$, (see **Section 10.0** "**Electrical Characteristics**" for information on variation over voltage and temperature).

In addition, a calibration instruction is programmed into the last address of memory, which contains the calibration value for the internal RC oscillator. This location is always uncode protected, regardless of the code-protect settings. This value is programmed as a MOVLW XX instruction where XX is the calibration value, and is placed at the Reset vector. This will load the W register with the calibration value upon Reset and the PC will then roll over to the users program at address 0x000. The user then has the option of writing the value to the OSCCAL Register (05h) or ignoring it.

OSCCAL, when written to with the calibration value, will "trim" the internal oscillator to remove process variation from the oscillator frequency.

Note:	Erasing the device will also erase the pre-						
	programmed internal calibration value for						
	the internal oscillator. The calibration						
	value must be read prior to erasing the part so it can be reprogrammed correctly						
	later.						

For the PIC12F508/509/16F505 devices, only bits <7:1> of OSCCAL are implemented. Bits CAL6-CAL0 are used for calibration. Adjusting CAL6-CAL0 from '0000000' to '1111111' changes the clock speed. See Register 4-5 for more information.

Note:	The 0 bit of OSCCAL is unimplemented
	and should be written as '0' when
	modifying OSCCAL for compatibility with
	future devices.



TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD): SLOW VDD RISE **FIGURE 7-10:**

7.5 Device Reset Timer (DRT)

On the PIC12F508/509/16F505 devices, the DRT runs any time the device is powered up. DRT runs from Reset and varies based on oscillator selection and Reset type (see Table 7-6).

The DRT operates on an internal RC oscillator. The processor is kept in Reset as long as the DRT is active. The DRT delay allows VDD to rise above VDD min. and for the oscillator to stabilize.

Oscillator circuits based on crystals or ceramic resonators require a certain time after power-up to establish a stable oscillation. The on-chip DRT keeps the devices in a Reset condition for approximately 18 ms after MCLR has reached a logic high (VIH MCLR) level. Programming (GP3/RB3)/MCLR/VPP as MCLR and using an external RC network connected to the MCLR input is not required in most cases. This allows savings in cost-sensitive and/or space restricted applications, as well as allowing the use of the (GP3/RB3)/MCLR/VPP pin as a general purpose input.

The Device Reset Time delays will vary from chip-tochip due to VDD, temperature and process variation. See AC parameters for details.

The DRT will also be triggered upon a Watchdog Timer time-out from Sleep. This is particularly important for applications using the WDT to wake from Sleep mode automatically.

Reset sources are POR, MCLR, WDT time-out and wake-up on pin change. See Section 7.9.2 "Wake-up from Sleep", Notes 1, 2 and 3.

7.6 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the external RC oscillator of the (GP5/RB5)/OSC1/CLKIN pin and the internal 4 MHz oscillator. This means that the WDT will run even if the main processor clock has been stopped, for example, by execution of a SLEEP instruction. During normal operation or Sleep, a WDT Reset or wake-up Reset, generates a device Reset.

The $\overline{\text{TO}}$ bit (STATUS<4>) will be cleared upon a Watchdog Timer Reset.

The WDT can be permanently disabled by programming the configuration WDTE as a '0' (see **Section 7.1 "Configuration Bits"**). Refer to the PIC12F508/509/16F505 Programming Specifications to determine how to access the Configuration Word.

TABLE 7-6:DRT (DEVICE RESET TIMER
PERIOD)

Oscillator Configuration	POR Reset	Subsequent Resets	
INTOSC, EXTRC	18 ms (typical)	10 μs (typical)	
HS ⁽¹⁾ , XT, LP	18 ms (typical)	18 ms (typical)	
EC ⁽¹⁾	18 ms (typical)	10 μs (typical)	

Note 1: PIC16F505 only.

7.6.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). If a longer time-out period is desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT (under software control) by writing to the OPTION register. Thus, a time-out period of a nominal 2.3 seconds can be realized. These periods vary with temperature, VDD and part-to-part process variations (see DC specs).

Under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler), it may take several seconds before a WDT time-out occurs.

7.6.2 WDT PROGRAMMING CONSIDERATIONS

The CLRWDT instruction clears the WDT and the postscaler, if assigned to the WDT, and prevents it from timing out and generating a device Reset.

The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset.

9.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

9.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

9.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

9.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

9.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

9.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

9.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

9.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

9.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

Param No.Sym.CharacteristicMin.Typ(1)Max.UnitsConditions1AFoscExternal CLKIN Frequency(2)DC4MHzXT Oscillator mode (PIC16F505 only)1AFoscExternal CLKIN Frequency(2)DC20MHzEC, HS Oscillator mode (PIC16F505 only)1ADC200kHzLP Oscillator mode1AOscillator Frequency(2)4MHzEXTRC Oscillator mode1AOscillator Frequency(2)4MHzXT Oscillator mode1AToscExternal CLKIN Period(2)250nsXT Oscillator mode1ToscExternal CLKIN Period(2)250nsEC, HS Oscillator mode1ToscExternal CLKIN Period(2)250nsEC, HS Oscillator mode1ToscExternal CLKIN Period(2)250nsEXTRC Oscillator mode1ToscExternal CLKIN Period(2)250nsEXTRC Oscillator mode2TostInstruction Cycle Time2004/FoscnsEXTRC Oscillator mode2TostInstruction Cycle Time2004/FoscnsXT Oscillator mode3Tost,Clock in (OSC1) Low or High50*msXT Oscillator4Tosf,Clock in (OSC1) Rise or FallmsXT Oscill	АС СН/	ARACTE	ERISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise specified)}\\ \mbox{Operating Temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (industrial),}\\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (extended)}\\ \mbox{Operating Voltage VDD range is described in Section 10.1 "Poweron Reset (POR)"} \end{array}$						
1A Fosc External CLKIN Frequency ⁽²⁾ DC - 4 MHz XT Oscillator mode (PIC16F505 only) DC - 20 MHz LP Oscillator mode (PIC16F505 only) Oscillator Frequency ⁽²⁾ - - 4 MHz XT Oscillator mode 0scillator Frequency ⁽²⁾ - - 4 MHz XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 - - ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 - - ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 - - ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 - - ns XT Oscillator mode 1 Oscillator Period ⁽²⁾ 250 - - ns EXTRC Oscillator mode 1 Oscillator Period ⁽²⁾ 250 - ns IST Oscillator mode 2 Tor Instruction Cycle Time 200 4/Fosc nss HS Oscillator mode </th <th>Param No.</th> <th>Sym.</th> <th>Characteristic</th> <th>Min.</th> <th colspan="5">Min. Typ⁽¹⁾ Max. Units Conditions</th>	Param No.	Sym.	Characteristic	Min.	Min. Typ ⁽¹⁾ Max. Units Conditions					
Image: here is a straight of the straig	1A	Fosc	External CLKIN Frequency ⁽²⁾	DC		4	MHz	XT Oscillator mode		
$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$				DC	—	20	MHz	EC, HS Oscillator mode (PIC16F505 only)		
Oscillator Frequency ⁽²⁾ 4 MHz EXTRC Oscillator mode 0.1 4 MHz XT Oscillator mode 1 20 MHz HS Oscillator mode (PIC16F505 only) 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode (PIC16F505 only) ns EXTRC Oscillator mode (PIC16F505 only) 0scillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 0scillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 10,000 ns XT Oscillator mode 50 ns 2 TCY Instruction Cycle Time 200 4/Fosc - ns IP Oscillator 3 TosL, Clock in (OSC1) Low or High 50*				DC		200	kHz	LP Oscillator mode		
1 Tosc 0.1 4 MHz XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns EC, HS Oscillator mode 0 50 ns EC, HS Oscillator mode 0 Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 0 Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 0 Oscillator Period ⁽²⁾ 250 ns KT Oscillator mode 10 000 ns XT Oscillator mode 250 ns KT Oscillator mode 2 Tcy Instruction Cycle Time 200 4/Fosc ns XT Oscillator 3 TosL, TosH Clock in (OSC1) Low or High 50* -			Oscillator Frequency ⁽²⁾	—	—	4	MHz	EXTRC Oscillator mode		
Image: heat of the system 4 20 MHz HS Oscillator mode (PIC16F505 only) 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 1 Tosc External CLKIN Period ⁽²⁾ 250 ns XT Oscillator mode 50 ns EC, HS Oscillator mode EC, HS Oscillator mode Oscillator Period ⁽²⁾ 5 µs LP Oscillator mode Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode Oscillator Period ⁽²⁾ 250 ns EXTRC Oscillator mode 0 10,000 ns XT Oscillator mode NT Oscillator mode 2 TcY Instruction Cycle Time 200 4/Fosc ns 3 TosL, TosH Clock in (OSC1) Low or High 50* ns </td <td></td> <td></td> <td></td> <td>0.1</td> <td>—</td> <td>4</td> <td>MHz</td> <td>XT Oscillator mode</td>				0.1	—	4	MHz	XT Oscillator mode		
Image: constraint of the constra				4	—	20	MHz	HS Oscillator mode (PIC16F505 only)		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				—	—	200	kHz	LP Oscillator mode		
4TosR, TosFClock in (OSC1) Rise or Fall TimensEC, HS Oscillator mode (PIC16F505 only)5µsLP Oscillator mode00nsEXTRC Oscillator mode250-10,000nsXT Oscillator mode250-10,000nsXT Oscillator mode50-250-nsHS Oscillator mode50-250nsHS Oscillator mode50-250nsHS Oscillator mode50-250nsLP Oscillator mode2TCYInstruction Cycle Time2004/Fosc-3TosL, TosHClock in (OSC1) Low or High Time50*ns2*µsLP Oscillator10*nsKT Oscillator4TosFClock in (OSC1) Rise or Fall25*ns15*nsLP Oscillator15*nsEC, HS Oscillator50*nsLP Oscillator	1	Tosc	External CLKIN Period ⁽²⁾	250	_		ns	XT Oscillator mode		
Image: space of the sector				50	—	—	ns	EC, HS Oscillator mode (PIC16F505 only)		
Oscillator Period ⁽²⁾ 250nsEXTRC Oscillator mode25010,000nsXT Oscillator mode50250nsHS Oscillator mode (PIC16F505 only)5µsLP Oscillator mode2TCYInstruction Cycle Time2004/Foscns3TosL, TosHClock in (OSC1) Low or High Time50*nsXT Oscillator2*µsLP Oscillator2*ns4TosR, TosFClock in (OSC1) Rise or Fall Time25*nsXT Oscillator4TosR, TosFClock in (OSC1) Rise or Fall Time25*nsXT Oscillator4TosF TosFClock in (OSC1) Rise or Fall Time25*nsLP OscillatorTosF 				5	—		μs	LP Oscillator mode		
25010,000nsXT Oscillator mode50250nsHS Oscillator mode (PIC16F505 only)5µsLP Oscillator mode2TCYInstruction Cycle Time2004/Foscns3TosL, TosHClock in (OSC1) Low or High Time50*ns2*µsLP Oscillator10*nsXT Oscillator4TosR, TosFClock in (OSC1) Rise or Fall Time25*ns4TosR, TosFClock in (OSC1) Rise or Fall Time25*nsXT Oscillator4TosR, TosFClock in (OSC1) Rise or Fall Time25*nsLP OscillatorTosFClock in (OSC1) Rise or Fall Time15*nsLP OscillatorTosFTime15*nsLP Oscillator			Oscillator Period ⁽²⁾	250	_		ns	EXTRC Oscillator mode		
Image: second				250	—	10,000	ns	XT Oscillator mode		
$ \begin{array}{ c c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $				50	—	250	ns	HS Oscillator mode (PIC16F505 only)		
2 TCY Instruction Cycle Time 200 4/Fosc — ns 3 TosL, TosH Clock in (OSC1) Low or High Time 50* — — ns XT Oscillator 10* 2* — — µs LP Oscillator 4 TosR, TosF Clock in (OSC1) Rise or Fall — — 25* ns XT Oscillator 4 TosF Clock in (OSC1) Rise or Fall — — 25* ns XT Oscillator - TosF Time — — 50* ns LP Oscillator - - 50* ns LP Oscillator EC, HS Oscillator - - - 15* ns LP Oscillator				5	—		μs	LP Oscillator mode		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2	Тсү	Instruction Cycle Time	200	4/Fosc		ns			
$ \begin{array}{ c c c c c c c c } \hline IosH & Iime & 2^* & - & - & \mu s & LP \ Oscillator \\ \hline Io^* & - & - & ns & EC, \ HS \ Oscillator \\ \hline IOC16F505 \ only) \\ \hline 4 & TosR, \\ TosF & Time & - & - & 25^* & ns & XT \ Oscillator \\ \hline Time & - & - & 50^* & ns & LP \ Oscillator \\ \hline - & - & 15^* & ns & EC, \ HS \ Oscillator \\ \hline IOSH & IDSH & IDSH \\ \hline IOSH & IDS$	3	TosL,	Clock in (OSC1) Low or High	50*	—		ns	XT Oscillator		
4 TosR, TosF Clock in (OSC1) Rise or Fall - - ns EC, HS Oscillator (PIC16F505 only) 4 TosR, TosF Clock in (OSC1) Rise or Fall - - 25* ns XT Oscillator - - 50* ns LP Oscillator - - 15* ns EC, HS Oscillator		TosH	Time	2*	—		μs	LP Oscillator		
4 TosR, Clock in (OSC1) Rise or Fall — — 25* ns XT Oscillator TosF Time — — 50* ns LP Oscillator — — 15* ns EC, HS Oscillator (PIC16F505 only)				10*	—	—	ns	EC, HS Oscillator (PIC16F505 only)		
TosF Time — — 50* ns LP Oscillator — — — 15* ns EC, HS Oscillator (PIC16F505 only)	4	TosR,	Clock in (OSC1) Rise or Fall	—	_	25*	ns	XT Oscillator		
— — 15* ns EC, HS Oscillator (PIC16F505 only)		TosF	Time	—	—	50*	ns	LP Oscillator		
				—	—	15*	ns	EC, HS Oscillator (PIC16F505 only)		

TABLE 10-3: EXTERNAL CLOCK TIMING REQUIREMENTS - PIC12F508/509/16F505

These parameters are characterized but not tested.

Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for Note 1: design guidance only and are not tested.

2: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 10-4:	CALIBRATED INTERNAL RC FREQUENCIES - PIC12F508/509/16F505

AC CH	ARACTER	ISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym.	Characteristic	Freq Tolerance	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Internal Calibrated INTOSC Frequency ⁽¹⁾	±1%	3.96	4.00	4.04	MHz	VDD = $3.5V$, TA = $25^{\circ}C$
			±2%	3.92	4.00	4.08	MHz	$2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			± 5%	3.80	4.00	4.20	MHz	$\begin{array}{l} 2.0V \leq VDD \leq 5.5V \\ -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ (Ind.)} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ (Ext.)} \end{array}$

These parameters are characterized but not tested.

† Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 uF and 0.01 uF values in parallel are recommended.



FIGURE 10-5: I/O TIMING – PIC12F508/509/16F505

*

FIGURE 10-7: TIMER0 CLOCK TIMINGS - PIC12F508/509/16F505



TABLE 10-7: TIMER0 CLOCK REQUIREMENTS - PIC12F508/509/16F505

AC CHARACTERISTICS			Standard Operating Conditions (unless otherwise specified)Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (industrial) $-40^{\circ}C \le TA \le +125^{\circ}C$ (extended)Operating Voltage VDD range is described inSection 10.1 "Power-on Reset (POR)"							
Param No.	Sym.	Characte	eristic	Min.	Тур ⁽¹⁾	Max.	Units	Conditions		
40	Tt0H	H T0CKI High Pulse Width	No Prescaler	0.5 TCY + 20*	_	_	ns			
			With Prescaler	10*	—	—	ns			
41 Tt0L		T0CKI Low Pulse	No Prescaler	0.5 TCY + 20*	—	—	ns			
		Width	With Prescaler	10*	—	—	ns			
42	Tt0P	T0CKI Period		20 or Tcy + 40* N		_	ns	Whichever is greater. N = Prescale Value (1, 2, 4,, 256)		

These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.







8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	;
Dimens	sion Limits	MIN	NOM	MAX
Number of Pins	Ν		8	
Pitch	е		0.65 BSC	
Overall Height	А	_	-	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	E		4.90 BSC	
Molded Package Width	E1		3.00 BSC	
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1		0.95 REF	
Foot Angle	ф	0°	-	8°
Lead Thickness	С	0.08	-	0.23
Lead Width	b	0.22	—	0.40

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	cation (optional):	
Woul	ld you like a reply?YN	
Devi	ce: PIC12F508/509/16F505	Literature Number: DS41236E
Ques	stions:	
1. V	What are the best features of this do	cument?
_		
2. ⊦	How does this document meet your	hardware and software development needs?
_		
_		
3. C	Do you find the organization of this o	locument easy to follow? If not, why?
_		
-		
4. V	What additions to the document do y	you think would enhance the structure and subject?
_		
5. V	What deletions from the document c	ould be made without affecting the overall usefulness?
_		
- -	a thora any incorrect or micloading i	nformation (what and whata)?
0. I	s there any incorrect of misleading i	normation (what and where)?
_		
_ 7 ⊦	tow would you improve this docume	ent?
-		
-		