

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	37
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f102cbt6tr

Contents

1	Intro	duction	1	7
2	Desc	cription		8
	2.1	Device	overview	9
	2.2	Full co	empatibility throughout the family	12
	2.3	Overvi	ew	12
3	Pino	ut and _l	pin description	19
4	Mem	ory ma	pping	23
5	Elec	trical ch	naracteristics	24
	5.1	Param	eter conditions	24
		5.1.1	Minimum and maximum values	24
		5.1.2	Typical values	24
		5.1.3	Typical curves	24
		5.1.4	Loading capacitor	24
		5.1.5	Pin input voltage	24
		5.1.6	Power supply scheme	25
		5.1.7	Current consumption measurement	26
	5.2	Absolu	ute maximum ratings	26
	5.3	Operat	ting conditions	28
		5.3.1	General operating conditions	28
		5.3.2	Operating conditions at power-up / power-down	28
		5.3.3	Embedded reset and power control block characteristics	29
		5.3.4	Embedded reference voltage	29
		5.3.5	Supply current characteristics	30
		5.3.6	External clock source characteristics	39
		5.3.7	Internal clock source characteristics	44
		5.3.8	PLL characteristics	45
		5.3.9	Memory characteristics	46
		5.3.10	EMC characteristics	47
		5.3.11	Absolute maximum ratings (electrical sensitivity)	48
		5.3.12	I/O current injection characteristics	49



List of figures

Figure 1.	STM32F102T8 medium-density USB access line block diagram	. 10
Figure 2.	Clock tree	. 11
Figure 3.	STM32F102xx medium-density USB access line LQFP48 pinout	. 19
Figure 4.	STM32F102xx medium-density USB access line LQFP64 pinout	. 19
Figure 5.	Memory map	. 23
Figure 6.	Pin loading conditions	
Figure 7.	Pin input voltage	. 25
Figure 8.	Power supply scheme	
Figure 9.	Current consumption measurement scheme	
Figure 10.	Typical current consumption in Run mode versus temperature (at 3.6 V) -	
Ü	code with data processing running from RAM, peripherals enabled	. 32
Figure 11.	Typical current consumption in Run mode versus temperature (at 3.6 V) -	
3		. 32
Figure 12.	Typical current consumption on V _{BAT} with RTC on versus temperature at different	
9		. 34
Figure 13.	Typical current consumption in Stop mode with regulator in Run mode versus	
900	temperature at V _{DD} = 3.3 V and 3.6 V	. 34
Figure 14.	Typical current consumption in Stop mode with regulator in Low-power mode versus	
. igaio i ii		. 35
Figure 15.	Typical current consumption in Standby mode versus temperature at V_{DD} = 3.3 V and	
rigulo io.	3.6 V	35
Figure 16.	High-speed external clock source AC timing diagram	
Figure 17.	Low-speed external clock source AC timing diagram	
Figure 18.	Typical application with an 8 MHz crystal	
Figure 19.	Typical application with a 32.768 kHz crystal	
Figure 20.	Standard I/O input characteristics - CMOS port	
Figure 21.	Standard I/O input characteristics - CMCO port	
Figure 22.	5 V tolerant I/O input characteristics - CMOS port	
Figure 23.	5 V tolerant I/O input characteristics - TTL port	
Figure 24.	I/O AC characteristics definition	
Figure 25.	Recommended NRST pin protection	
Figure 25.	I ² C bus AC waveforms and measurement circuit ⁽¹⁾	
Figure 27.		
•	SPI timing diagram - slave mode and CPHA=0	
Figure 28.	SPI timing diagram - slave mode and CPHA=1 ⁽¹⁾	. 01
Figure 29.	SPI timing diagram - master mode ⁽¹⁾	
Figure 30.	USB timings: definition of data signal rise and fall time	
Figure 31.	ADC accuracy characteristics	. 66
Figure 32.	Typical connection diagram using the ADC	
Figure 33.	Power supply and reference decoupling	
Figure 34.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	. 68
Figure 35.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
	recommended footprint	
Figure 36.	LQFP64 marking example (package top view)	
Figure 37.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	. 71
Figure 38.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	recommended footprint	. 73
Figure 39.	LQFP48 marking example (package top view)	
Figure 40.	LQFP64 P_D max vs. T_Δ	. 75



2 Description

The STM32F102xx medium-density USB access line incorporates the high-performance ARM® Cortex®-M3 32-bit RISC core operating at a 48 MHz frequency, high-speed embedded memories (Flash memory of 64 or 128 Kbytes and SRAM of 10 or 16 Kbytes), and an extensive range of enhanced peripherals and I/Os connected to two APB buses. All devices offer standard communication interfaces (two I²Cs, two SPIs, one USB and three USARTs), one 12-bit ADC and three general-purpose 16-bit timers.

The STM32F102xx family operates in the –40 to +85 °C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F102xx medium-density USB access line is delivered in the LQFP48 7×7 mm and LQFP64 10 \times 10 mm packages.

The STM32F102xx medium-density USB access line microcontrollers are suitable for a wide range of applications.

- Application control and user interface
- Medical and handheld equipment
- PC peripherals, gaming and GPS platforms
- Industrial applications: PLC, inverters, printers, and scanners
- Alarm systems, Video intercom, and HVAC

Figure 1 shows the general block diagram of the device family.

CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity, In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

Embedded SRAM

10 or 16 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

Nested vectored interrupt controller (NVIC)

The STM32F102xx medium-density USB access line embeds a nested vectored interrupt controller able to handle up to 36 maskable interrupt channels (not including the 16 interrupt lines of Cortex[®]-M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detectors lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect external line with pulse width lower than the Internal APB2 clock period. Up to 51 GPIOs are connected to the 16 external interrupt lines.

Clocks and startup

System clock selection is performed on startup. however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the High Speed APB (APB2) and the low Speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 48 MHz. See *Figure 2* for details on the clock tree.



register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock. it can operate in Stop and Standby modes. It can be used as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

General-purpose timers (TIMx)

There are 3 synchronizable general-purpose timers embedded in the STM32F102xx medium-density USB access line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture, output compare, PWM or one-pulse mode output. This gives up to 12 input captures / output compares / PWMs on the LQFP48 and LQFP64 packages. The general-purpose timers can work together via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode.

Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

I²C bus

Two I²C bus interfaces can operate in multi-master and slave modes. They can support standard and fast modes. They support dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.



3 Pinout and pin description

Figure 3. STM32F102xx medium-density USB access line LQFP48 pinout





Figure 4. STM32F102xx medium-density USB access line LQFP64 pinout



5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 10* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Table 10. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2.0	2.08	2.16	V
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	٧
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	V
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	V
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
\ \ <u>\</u>	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
V_{PVD}		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	V
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	V
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	V
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV
	Power on/power down	Falling edge	1.8 ⁽¹⁾	1.88	1.96	V
V _{POR/PDR}	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst}	PDR hysteresis	-	-	40	-	mV
t _{RSTTEMPO} ⁽²⁾	Reset temporization	-	1.5	2.5	4.5	ms

^{1.} The product behavior is guaranteed by design down to the minimum $V_{\mbox{POR/PDR}}$ value.

5.3.4 Embedded reference voltage

The parameters given in *Table 11* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

^{2.} Guaranteed by design, not tested in production.






Figure 10. Typical current consumption in Run mode versus temperature (at 3.6 V) - code with data processing running from RAM, peripherals enabled





- 2. The BusMatrix is automatically active when at least one master is ON.
- 3. Specific conditions for ADC: $f_{HCLK} = 48$ MHz, $f_{APB1} = f_{HCLK}/2$, $f_{APB2} = f_{HCLK}$, $f_{ADCCLK} = f_{APB2}/4$.
- 4. When ADON bit in the ADC_CR2 register is set to 1, there is an additional current consumption equal to 0, 65 mA. When we enable the ADC, there is an additional current consumption of 0,05 mA.

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristics given in *Table 19* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 8*.

Table 19. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾		1	8	25	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V _{SS}	ı	0.3V _{DD}	V
$t_{w(HSE)} \ t_{w(HSE)}$	OSC_IN high or low time ⁽¹⁾	-	5	ı	-	ns
t _{r(HSE)}	OSC_IN rise or fall time ⁽¹⁾		-	-	20	113
C _{in(HSE)}	OSC_IN input capacitance ⁽¹⁾		-	5	-	pF
DuCy _(HSE)	Duty cycle		45	-	55	%
Ι _L	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$		-	±1	μΑ

^{1.} Guaranteed by design, not tested in production.

Low-speed external user clock generated from an external source

The characteristics given in *Table 20* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 8*.




Figure 18. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 22*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

		,					
Symbol	Parameter	Condition	Conditions		Тур	Max	Unit
R_{F}	Feedback resistor	-	-		5	-	MΩ
C ⁽¹⁾	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S)	R _S = 30 kΩ		-	-	15	pF
l ₂	LSE driving current	$V_{DD} = 3.3 \text{ V}$ $V_{IN} = V_{SS}$		-	-	1.4	μA
9 _m	Oscillator transconductance	-	-		-	-	μA/V
			T _A = 50 °C	-	1.5	-	
			T _A = 25 °C	-	2.5	-	
			T _A = 10 °C	-	4.0	-	
. (2)	Ctartus tima		T _A = 0 °C	-	6.0	-	
t _{SU(LSE)} ⁽²⁾	Startup time	V _{DD} is stabilized	T _A = -10 °C	-	10.0	-	S
			T _A = -20 °C	-	17.0	-	
			T _A = -30 °C	-	32.0	-	
			T _A = -40 °C	-	60.0	-	

Table 22. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

t_{SU(LSE)} is the startup time measured from the moment it is enabled by software to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and can vary significantly with the crystal manufacturer, PCB layout and humidity.

- Refer to application note AN2868 "STM32F10xxx internal RC oscillator (HSI) calibration" available from the ST website www.st.com.
- 3. Guaranteed by design, not tested in production.
- 4. Based on characterization, not tested in production.
- 5. The actual frequency of HSI oscillator may be impacted by a reflow, but does not drift out of the specified range.

Low-speed internal (LSI) RC oscillator

Table 24. LSI oscillator characteristics (1)

Symbol	Parameter	Min ⁽²⁾	Тур	Max	Unit
f _{LSI}	Frequency	30	40	60	kHz
t _{su(LSI)} (3)	LSI oscillator startup time	-	-	85	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	0.65	1.2	μA

- 1. V_{DD} = 3 V, T_A = -40 to 85 °C unless otherwise specified.
- 2. Based on characterization, not tested in production.
- 3. Guaranteed by design, not tested in production.

Wakeup time from low-power mode

The wakeup times given in *Table 25* is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Table 25. Low-power mode wakeup timings

Symbol	Parameter	Тур	Unit
t _{WUSLEEP} (1)	t _{WUSLEEP} ⁽¹⁾ Wakeup from Sleep mode		μs
	Wakeup from Stop mode (regulator in run mode)	3.6	
t _{wustop} (1)	Wakeup from Stop mode (regulator in low-power mode)	5.4	μs
t _{WUSTDBY} ⁽¹⁾	STDBY ⁽¹⁾ Wakeup from Standby mode		μs

The wakeup times are measured from the wakeup event to the point at which the user application code reads the first instruction.

5.3.8 PLL characteristics

The parameters given in *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Symbol	D		Unit		
	Parameter	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
f	PLL input clock ⁽²⁾	1	8.0	25	MHz
f _{PLL_IN}	PLL input clock duty cycle	40	-	60	%
f _{PLL_OUT}	PLL multiplier output clock	16	-	48	MHz
t _{LOCK}	PLL lock time	-	-	200	μs
Jitter	Cycle-to-cycle jitter	-	-	300	ps

Table 26. PLL characteristics

5.3.9 Memory characteristics

Flash memory

The characteristics are given at T_A = -40 to 85 °C unless otherwise specified.

Table 27. Flash memory characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	40	52.5	70	μs
t _{ERASE}	Page (1 KB) erase time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	20	-	40	ms
t _{ME}	Mass erase time	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	20	ı	40	ms
I _{DD}		Read mode f _{HCLK} = 48 MHz with 2 wait states, V _{DD} = 3.3 V	-	-	20	mA
	Supply current	Write / Erase modes f _{HCLK} = 48 MHz, V _{DD} = 3.3 V	-	-	5	mA
		Power-down mode / Halt, V _{DD} = 3.0 to 3.6 V	-	-	50	μΑ
V _{prog}	Programming voltage	-	2	-	3.6	V

^{1.} Guaranteed by design, not tested in production.

Table 28. Flash memory endurance and data retention

Symbol	Parameter	Conditions		Unit		
	raiametei	Conditions	Min ⁽¹⁾	Тур	Max	Offic
N _{END}	Endurance		10	ı	-	kcycles
t _{RET}	Data retention	T _A = 85 °C, 1000 cycles	30	ı	-	Years

^{1.} Based on characterization not tested in production.



^{1.} Based on characterization, not tested in production.

^{2.} Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 41* are derived from tests performed under ambient temperature, f_{PCLKX} frequency and V_{DD} supply voltage conditions summarized in *Table 8*.

Refer to Section 5.3.13: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 41. SPI characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master mode	-	18	MHz
1/t _{c(SCK)}	SFI Clock frequency	Slave mode	-	18	IVII IZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	8	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)} ⁽¹⁾	NSS setup time	Slave mode	4t _{PCLK}	-	
t _{h(NSS)} ⁽¹⁾	NSS hold time	Slave mode	2t _{PCLK}	-	
$t_{\text{w(SCKL)}}^{(1)}$	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	50	60	
	Data input setup time	Master mode	5	-	
t _{su(MI)} (1) t _{su(SI)} (1)	Data input setup time	Slave mode	5	-	
t _{h(MI)} (1)	Data input hold time	Master mode	5	-	
t _{h(SI)} ⁽¹⁾	Data input noid time	Slave mode	4	-	ns
t _{a(SO)} (1)(2)	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	3t _{PCLK}	
t _{dis(SO)} ⁽¹⁾⁽³⁾	Data output disable time	Slave mode	2	10	
t _{v(SO)} (1)	Data output valid time	Slave mode (after enable edge)	-	25	
t _{v(MO)} ⁽¹⁾	Data output valid time	Master mode (after enable edge)	-	5	
t _{h(SO)} ⁽¹⁾		Slave mode (after enable edge)	15	-	
t _{h(MO)} ⁽¹⁾	Data output hold time	Master mode (after enable edge)	2	-	

^{1.} Based on characterization, not tested in production.

^{2.} Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

^{3.} Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z





Figure 27. SPI timing diagram - slave mode and CPHA=0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

57

Symbol		Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
	V_{DD}	USB operating voltage ⁽²⁾	-	3.0 ⁽³⁾	3.6	V
Input	V _{DI} ⁽⁴⁾	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-	
levels	V _{CM} ⁽⁴⁾	Differential common mode range	Includes V _{DI} range	8.0	2.5	V
	V _{SE} ⁽⁴⁾	Single ended receiver threshold	-	1.3	2.0	
Output levels	V_{OL}	Static output level low	R_L of 1.5 k Ω to 3.6 $V^{(5)}$	-	0.3	V
	V _{OH}	Static output level high	R_L of 15 k Ω to $V_{SS}^{(5)}$	2.8	3.6	V

Table 43. USB DC electrical characteristics

- 1. All the voltages are measured from the local ground potential.
- 2. To be compliant with the USB 2.0 full-speed electrical specification, the USB_DP (D+) pin should be pulled up with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.
- 3. The STM32F102xx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V $\rm V_{DD}$ voltage range.
- 4. Guaranteed by design, not tested in production.
- 5. RI is the load connected on the USB drivers

Differential Data Lines

VCRS

VSS

tf

tr

ai14137

Figure 30. USB timings: definition of data signal rise and fall time

Table 44. USB: Full speed electrical characteristics of the driver⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns
t _f	Fall time ⁽²⁾	C _L = 50 pF	4	20	ns
t _{rfm}	Rise/ fall time matching	t _r / t _f	90	110	%
V _{CRS}	Output signal crossover voltage	-	1.3	2.0	V

- 1. Guaranteed by design, not tested in production.
- Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

5.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 8*.

Note: It is recommended to perform a calibration after each power-up.







Figure 31. ADC accuracy characteristics

Figure 32. Typical connection diagram using the ADC



- Refer to Table 46 for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

Package characteristics 6

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

LQFP64 package information 6.1




Figure 34. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 50. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	



6.2 LQFP48 package information




Figure 37. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 51. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3	-	5.500	-	-	0.2165	-	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3	-	5.500	-	-	0.2165	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
ccc	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



6.4.1 Evaluating the maximum junction temperature for an application

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 53: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature. Here, only temperature range 6 is available (–40 to 85 °C).

The following example shows how to calculate the temperature range needed for a given application, making it possible to check whether the required temperature range is compatible with the STM32F102xx junction temperature range.

Example: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output mode at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax = 20} \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Thus: P_{Dmax} = 447 mW

Using the values obtained in *Table 52* T_{Jmax} is calculated as follows:

For LQFP64, 45 °C/W

 T_{Jmax} = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.1 °C = 102.1 °C

This is within the junction temperature range of the STM32F102xx ($-40 < T_J < 105$ °C).

