



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p87lpc764bdh-518

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### P87LPC764

#### Internal Reference Voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as  $V_{ref}$ , is 1.28 V ±10%.

#### **Comparator Interrupt**

Each comparator has an interrupt flag CMFn contained in its configuration register. This flag is set whenever the comparator output changes state. The flag may be polled by software or may be used to generate an interrupt. The interrupt will be generated when the corresponding enable bit ECn in the IEN1 register is set and the interrupt system is enabled via the EA bit in the IEN0 register.

### **Comparators and Power Reduction Modes**

Either or both comparators may remain enabled when Power Down or Idle mode is activated. The comparators will continue to function in the power reduction mode. If a comparator interrupt is enabled, a change of the comparator output state will generate an interrupt and wake up the processor. If the comparator output to a pin is enabled, the pin should be configured in the push-pull mode in order to obtain fast switching times while in power down mode. The reason is that with the oscillator stopped, the temporary strong pull-up that normally occurs during switching on a quasi-bidirectional port pin does not take place.

Comparators consume power in Power Down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue.

### **Comparator Configuration Example**

The code shown in Figure 5 is an example of initializing one comparator. Comparator 1 is configured to use the CIN1A and CMPREF inputs, outputs the comparator result to the CMP1 pin, and generates an interrupt when the comparator output changes.

The interrupt routine used for the comparator must clear the interrupt flag (CMF1 in this case) before returning.

CmpInit:		
mov	PT0AD,#30h	; Disable digital inputs on pins that are used
		; for analog functions: CIN1A, CMPREF.
anl	POM2,#0cfh	; Disable digital outputs on pins that are used
orl	P0M1,#30h	; for analog functions: CIN1A, CMPREF.
mov	CMP1,#24h	; Turn on comparator 1 and set up for:
		; - Positive input on CIN1A.
		; - Negative input from CMPREF pin.
		; - Output to CMP1 pin enabled.
call	delay10us	; The comparator has to start up for at
		; least 10 microseconds before use.
anl	CMP1,#0feh	; Clear comparator 1 interrupt flag.
setb	EC1	; Enable the comparator 1 interrupt. The
		; priority is left at the current value.
setb	EA	; Enable the interrupt system (if needed).
ret		; Return to caller.
		SU01189

Figure 5.

P87L	PC764
------	-------

I2CON	Addres	s: D8h									Reset Value: 81h
	Bit Addressable <sup>1</sup>		7	6	5	4	3	2	1	0	
		READ	RDAT	ATN	DRDY	ARL	STR	STP	MASTER		
		WRITE	CXA	IDLE	CDR	CARL	CSTR	CSTP	XSTR	XSTP	
Bľ	т	SYMBOL	FUN	CTION							
120	CON.7	RDAT	Read	: the mos	t recently	received of	data bit.				
	"	CXA	Write	: clears th	ne transmi	t active fla	ıg.				
120	CON.6	ATN	Read	ad: ATN = 1 if any of the flags DRDY, ARL, STR, or STP = 1.							
	"	IDLE	Write	<i>N</i> rite: in the I <sup>2</sup> C slave mode, writing a 1 to this bit causes the I <sup>2</sup> C hardware to ignore the bus until it s needed again.							
120	CON.5	DRDY	Read	: Data Re	ady flag,	set when t	there is a i	rising edg	e on SCL.		
	"	CDR	Write	: writing a	1 to this I	oit clears t	he DRDY	flag.			
120	CON.4	ARL	Read	: Arbitrati	on Loss fla	ag, set wh	en arbitra	tion is los	t while in the	e transmit	mode.
	"	CARL	Write	: writing a	1 to this I	oit clears t	he CARL	flag.			
120	CON.3	STR	Read	: Start fla	g, set whe	en a start o	condition is	s detected	l at a maste	r or non-ie	dle slave.
	"	CSTR	Write	: writing a	1 to this I	oit clears t	he STR fla	ag.			
120	CON.2	STP	Read	: Stop flag	g, set whe	n a stop c	ondition is	s detected	l at a maste	r or non-io	dle slave.
	"	CSTP	Write	: writing a	1 to this I	oit clears t	he STP fla	ag.			
120	CON.1	MASTER	Read	: indicate	s whether	this devic	e is curre	ntly as bu	s master.		
	"	XSTR	Write	: writing a	1 to this I	oit causes	a repeate	ed start co	ndition to be	e generate	ed.
120	CON.0	_	Read	: undefine	ed.						
	"	XSTP	Write	: writing a	1 to this I	oit causes	a stop co	ndition to	be generate	ed.	SU01155

### Figure 6. I<sup>2</sup>C Control Register (I2CON)

I2DAT	Addres Not Bit	s: D9h Addressab	ole								
			7	6	5	4	3	2	1	0	
		READ	RDAT	_	_	_	_	_	_	_	
		WRITE	XDAT	_		_		_	_	_	
F	BIT	SYMBOL	. FUN	CTION							
Ľ	2DAT.7	RDAT	Read I2DA	: the mos T also cle	t recently ars DRDY	received of and the T	data bit, ca Fransmit A	aptured fro octive state	om SDA at e.	every risir	
	"	XDAT	Write Trans	/rite: sets the data for the next transmitted bit. Writing I2DAT also clears DRDY and sets the ransmit Active state.							
ľ	2DAT.6-0	-	Unus	ed.							

Figure 7. I<sup>2</sup>C Data Register (I2DAT)

### **Checking ATN and DRDY**

When a program detects ATN = 1, it should next check DRDY. If DRDY = 1, then if it receives the last bit, it should capture the data from RDAT (in I2DAT or I2CON). Next, if the next bit is to be sent, it should be written to I2DAT. One way or another, it should clear DRDY and then return to monitoring ATN. Note that if any of ARL,

STR, or STP is set, clearing DRDY will not release SCL to high, so that the  $I^2C$  will not go on to the next bit. If a program detects ATN = 1, and DRDY = 0, it should go on to examine ARL, STR, and STP.

P87LPC764

## Low power, low price, low pin count (20 pin) microcontroller with 4 kbyte OTP

I2CFG	Address	s: C8h								Reset Value: 00h	
Bit Addressable											
		7	6	5	4	3	2	1	0		
		SLAV	EN MASTRQ	CLRTI	TIRUN	_	_	CT1	СТ0		
BI	т	SYMBOL	FUNCTION								
120	CFG.7	SLAVEN	Slave Enable. MASTRQ are ( time-out.	Slave Enable. Writing a 1 this bit enables the slave functions of the $I^2C$ subsystem. If SLAVEN and MASTRQ are 0, the $I^2C$ hardware is disabled. This bit is cleared to 0 by reset and by an $I^2C$ time-out.							
120	CFG.6	MASTRQ	Master Reques progress when start condition When a maste MASTRQ is cle	st. Writing this bit is is sent an r wishes t eared by a	a 1 to this changed d DRDY is o release an I <sup>2</sup> C time	bit reque from 0 to s set (thus mastershi e-out.	ests maste 1, action is making A p status o	rship of the s delayed u ATN = 1 and f the I <sup>2</sup> C, it	e I <sup>2</sup> C bus. I until a stop d generatir writes a 1	f a transmission is in condition is detected. A ng an $I^2C$ interrupt). to XSTP in I2CON.	
120	CFG.5	CLRTI	Writing a 1 to t	his bit clea	ars the Tin	ner I overf	low flag. 1	This bit pos	ition alway	vs reads as a 0.	
120	CFG.4	TIRUN	Writing a 1 to the and MASTER,	his bit lets this bit de	Timer I ru	in; a zero operationa	stops and al modes a	l clears it. T as shown ir	Together w n Table 1.	ith SLAVEN, MASTRQ,	
120	CFG.2, 3	—	Reserved for fu	uture use.	Should no	ot be set t	o 1 by use	er programs	S.		
120	CFG.1, 0	CT1, CT0	These two bits time of SCL wh controls both o	These two bits are programmed as a function of the CPU clock rate, to optimize the MIN HI and LO time of SCL when this device is a master on the I <sup>2</sup> C. The time value determined by these bits controls both of these parameters, and also the timing for stop and start conditions.							
										SU01474	

### Figure 8. I<sup>2</sup>C Configuration Register (I2CFG)

### **Regarding Software Response Time**

Because the P87LPC764 can run at 20 MHz, and because the  $I^2C$  interface is optimized for high-speed operation, it is quite likely that an  $I^2C$  service routine will sometimes respond to DRDY (which is set at a rising edge of SCL) and write I2DAT before SCL has gone low again. If XDAT were applied directly to SDA, this situation would produce an  $I^2C$  protocol violation. The programmer need not worry about this possibility because XDAT is applied to SDA only when SCL is low.

Conversely, a program that includes an I<sup>2</sup>C service routine may take a long time to respond to DRDY. Typically, an I<sup>2</sup>C routine operates on a flag-polling basis during a message, with interrupts from other peripheral functions enabled. If an interrupt occurs, it will delay the response of the I<sup>2</sup>C service routine. The programmer need not worry about this very much either, because the I<sup>2</sup>C hardware stretches the SCL low time until the service routine responds. The only constraint on the response is that it must not exceed the Timer I time-out.

Values to be used in the CT1 and CT0 bits are shown in Table 2. To allow the  $I^2C$  bus to run at the maximum rate for a particular oscillator frequency, compare the actual oscillator rate to the f OSC max column in the table. The value for CT1 and CT0 is found in the

first line of the table where CPU clock max is greater than or equal to the actual frequency.

Table 2 also shows the machine cycle count for various settings of CT1/CT0. This allows calculation of the actual minimum high and low times for SCL as follows:

SCL min high/low time (in microseconds) =  $\frac{6 * Min Time Count}{CPU clock (in MHz)}$ 

For instance, at an 8 MHz frequency, with CT1/CT0 set to 1 0, the minimum SCL high and low times will be  $5.25 \ \mu s$ .

Table 2 also shows the Timer I timeout period (given in machine cycles) for each CT1/CT0 combination. The timeout period varies because of the way in which minimum SCL high and low times are measured. When the  $I^2C$  interface is operating, Timer I is pre-loaded at every SCL transition with a value dependent upon CT1/CT0. The pre-load value is chosen such that a minimum SCL high or low time has elapsed when Timer I reaches a count of 008 (the actual value pre-loaded into Timer I is 8 minus the machine cycle count).

### P87LPC764

#### **External Interrupt Inputs**

The P87LPC764 has two individual interrupt inputs as well as the Keyboard Interrupt function. The latter is described separately elsewhere in this section. The two interrupt inputs are identical to those present on the standard 80C51 microcontroller.

The external sources can be programmed to be level-activated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITn = 0, external interrupt n is triggered by a detected low at the  $\overline{\rm INTn}$  pin. If ITn = 1, external interrupt n is edge triggered. In this mode if successive samples of the  $\overline{\rm INTn}$  pin show a high in one cycle and a low in the next cycle, interrupt request flag IEn in TCON is set, causing an interrupt request.

Since the external interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 6 CPU Clocks to ensure proper sampling. If the external interrupt is

transition-activated, the external source has to hold the request pin high for at least one machine cycle, and then hold it low for at least one machine cycle. This is to ensure that the transition is seen and that interrupt request flag IEn is set. IEn is automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source must hold the request active until the requested interrupt is actually generated. If the external interrupt is still asserted when the interrupt service routine is completed another interrupt will be generated. It is not necessary to clear the interrupt flag IEn when the interrupt is level sensitive, it simply tracks the input pin level.

If an external interrupt is enabled when the P87LPC764 is put into Power Down or Idle mode, the interrupt will cause the processor to wake up and resume operation. Refer to the section on Power Reduction Modes for details.



Figure 9. Interrupt Sources, Interrupt Enables, and Power Down Wakeup Sources

### P87LPC764

### Open Drain Output Configuration

The open drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic 0. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to  $V_{DD}$ . The pull-down for this mode is the same as for the quasi-bidirectional mode.

The open drain port configuration is shown in Figure 11.

#### Push-Pull Output Configuration

The push-pull output configuration has the same pull-down structure as both the open drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output.

The push-pull port configuration is shown in Figure 12.

The three port pins that cannot be configured are P1.2, P1.3, and P1.5. The port pins P1.2 and P1.3 are permanently configured as open drain outputs. They may be used as inputs by writing ones to their respective port latches. P1.5 may be used as a Schmitt trigger input if the P87LPC764 has been configured for an internal reset and is not using the external reset input function  $\overline{RST}$ .

Additionally, port pins P2.0 and P2.1 are disabled for both input and output if one of the crystal oscillator options is chosen. Those options are described in the Oscillator section.

The value of port pins at reset is determined by the PRHI bit in the UCFG1 register. Ports may be configured to reset high or low as needed for the application. When port pins are driven high at reset, they are in quasi-bidirectional mode and therefore do not source large amounts of current.

Every output on the P87LPC764 may potentially be used as a 20 mA sink LED drive output. However, there is a maximum total output current for all ports which must not be exceeded.

All ports pins of the P87LPC764 have slew rate controlled outputs. This is to limit noise generated by quickly switching output signals. The slew rate is factory set to approximately 10 ns rise and fall times.

The bits in the P2M1 register that are not used to control configuration of P2.1 and P2.0 are used for other purposes. These bits can enable Schmitt trigger inputs on each I/O port, enable toggle outputs from Timer 0 and Timer 1, and enable a clock output if either the internal RC oscillator or external clock input is being used. The last two functions are described in the Timer/Counters and Oscillator sections respectively. The enable bits for all of these functions are shown in Figure 13.

Each I/O port of the P87LPC764 may be selected to use TTL level inputs or Schmitt inputs with hysteresis. A single configuration bit determines this selection for the entire port. Port pins P1.2, P1.3, and P1.5 always have a Schmitt trigger input.



Figure 11. Open Drain Output



Figure 12. Push-Pull Output

## P87LPC764

### Oscillator

The P87LPC764 provides several user selectable oscillator options, allowing optimization for a range of needs from high precision to lowest possible cost. These are configured when the EPROM is

programmed. Basic oscillator types that are supported include: low, medium, and high speed crystals, covering a range from 20 kHz to 20 MHz; ceramic resonators; and on-chip RC oscillator.

### Low Frequency Oscillator Option

This option supports an external crystal in the range of 20 kHz to 100 kHz.

Table 5 shows capacitor values that may be used with a quartz crystal in this mode.

### Table 5. Recommended oscillator capacitors for use with the low frequency oscillator option

Oscillator		$V_{DD}$ = 2.7 to 4.5 V		V <sub>DD</sub> = 4.5 to 6.0 V			
Frequency	Lower Limit	Optimal Value	Upper Limit	Lower Limit	Optimal Value	Upper Limit	
20 kHz	15 pF	15 pF	33 pF	33 pF	33 pF	47 pF	
32 kHz	15 pF	15 pF	33 pF	33 pF	33 pF	47 pF	
100 kHz	15 pF	15 pF	33 pF	15 pF	15 pF	33 pF	

### Medium Frequency Oscillator Option

This option supports an external crystal in the range of 100 kHz to 4 MHz. Ceramic resonators are also supported in this configuration.

Table 6 shows capacitor values that may be used with a quartz crystal in this mode.

### Table 6. Recommended oscillator capacitors for use with the medium frequency oscillator option

Oscillator Fre-		$V_{DD}$ = 2.7 to 4.5 V		V <sub>DD</sub> = 4.5 to 6.0 V			
quency	Lower Limit	Optimal Value	Upper Limit	Lower Limit	Optimal Value	Upper Limit	
100 kHz	33 pF	33 pF	47 pF	33 pF	33 pF	47 pF	
1 MHz	15 pF	15 pF	33 pF	15 pF	22 pF	47 pF	
4 MHz	15 pF	15 pF	33 pF	15 pF	15 pF	33 pF	

### **High Frequency Oscillator Option**

This option supports an external crystal in the range of 4 to 20 MHz. Ceramic resonators are also supported in this configuration.

Table 7 shows capacitor values that may be used with a quartz crystal in this mode.

### Table 7. Recommended oscillator capacitors for use with the high frequency oscillator option

Oscillator		$V_{DD}$ = 2.7 to 4.5 V		V <sub>DD</sub> = 4.5 to 6.0 V			
Frequency	Lower Limit	Optimal Value	Upper Limit	Lower Limit	Optimal Value	Upper Limit	
4 MHz	15 pF	33 pF	47 pF	15 pF	33 pF	68 pF	
8 MHz	15 pF	15 pF	33 pF	15 pF	33 pF	47 pF	
16 MHz	-	-	-	15 pF	15 pF	33 pF	
20 MHz	-	-	-	15 pF	15 pF	33 pF	

### **On-Chip RC Oscillator Option**

The on-chip RC oscillator option has a typical frequency of 6 MHz and can be divided down for slower operation through the use of the DIVM register. For on-chip oscillator tolerance see AC Electrical Characteristics table. A clock output on the X2/P2.0 pin may be enabled when the on-chip RC oscillator is used.

### **External Clock Input Option**

In this configuration, the processor clock is input from an external source driving the X1/P2.1 pin. The rate may be from 0 Hz up to 20 MHz when  $V_{DD}$  is above 4.5 V and up to 10 MHz when  $V_{DD}$  is below 4.5 V. When the external clock input mode is used, the X2/P2.0 pin may be used as a standard port pin. A clock output on the X2/P2.0 pin may be enabled when the external clock input is used.

### **Clock Output**

The P87LPC764 supports a clock output function when either the on-chip RC oscillator or external clock input options are selected. This allows external devices to synchronize to the P87LPC764. When enabled, via the ENCLK bit in the P2M1 register, the clock output appears on the X2/CLKOUT pin whenever the on-chip oscillator is running, including in Idle mode. The frequency of the clock output is 1/6 of the CPU clock rate. If the clock output is not needed in Idle mode, it may be turned off prior to entering Idle, saving additional power. The clock output may also be enabled when the external clock input option is selected.

### Table 8. Sources of Wakeup from Power Down Mode

Wakeup Source	Conditions
External Interrupt 0 or 1	The corresponding interrupt must be enabled.
Keyboard Interrupt	The keyboard interrupt feature must be enabled and properly set up. The corresponding interrupt must be enabled.
Comparator 1 or 2	The comparator(s) must be enabled and properly set up. The corresponding interrupt must be enabled.
Watchdog Timer Reset	The watchdog timer must be enabled via the WDTE bit in the UCFG1 EPROM configuration byte.
Watchdog Timer Interrupt	The WDTE bit in the UCFG1 EPROM configuration byte must not be set. The corresponding interrupt must be enabled.
Brownout Detect Reset	The BOD bit in AUXR1 must not be set (brownout detect not disabled). The BOI bit in AUXR1 must not be set (brownout interrupt disabled).
Brownout Detect Interrupt	The BOD bit in AUXR1 must not be set (brownout detect not disabled). The BOI bit in AUXR1 must be set (brownout interrupt enabled). The corresponding interrupt must be enabled.
Reset Input	The external reset input must be enabled.

Product data

### P87LPC764

#### Low Voltage EPROM Operation

The EPROM array contains some analog circuits that are not required when  $V_{DD}$  is less than 4 V, but are required for a  $V_{DD}$  greater than 4 V. The LPEP bit (AUXR.4), when set by software, will power down these analog circuits resulting in a reduced supply current. LPEP is cleared only by power-on reset, so it may be set ONLY for applications that always operate with  $V_{DD}$  less than 4 V.

#### Reset

The P87LPC764 has an integrated power-on reset circuit which always provides a reset when power is initially applied to the device. It is recommended to use the internal reset whenever possible to save external components and to be able to use pin P1.5 as a general-purpose input pin.

The P87LPC764 can additionally be configured to use P1.5 as an external active-low reset pin  $\overline{\text{RST}}$  by programming the RPD bit in the User Configuration Register UCFG1 to 0. The internal reset is still active on power-up of the device. While the signal on the  $\overline{\text{RST}}$  pin is low, the P87LPC764 is held in reset until the signal goes high.

The watchdog timer on the LPC764 can act as an oscillator fail detect because it uses an independent, fully on-chip oscillator.

UCFG1 is described in the System Configuration Bytes section of this datasheet.



Figure 20. Using pin P1.5 as general purpose input pin or as low-active reset pin



Figure 21. Block Diagram Showing Reset Sources

## P87LPC764

### **Timer/Counters**

The P87LPC764 has two general purpose counter/timers which are upward compatible with the standard 80C51 Timer 0 and Timer 1. Both can be configured to operate either as timers or event counters (see Figure 22). An option to automatically toggle the T0 and/or T1 pins upon timer overflow has been added.

In the "Timer" function, the register is incremented every machine cycle. Thus, one can think of it as counting machine cycles. Since a machine cycle consists of 6 CPU clock periods, the count rate is 1/6 of the CPU clock frequency. Refer to the section Enhanced CPU for a description of the CPU clock.

In the "Counter" function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once during every machine cycle. When the samples of the pin state show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during the cycle following the one in which the transition was detected. Since it takes 2 machine cycles (12 CPU clocks) to recognize a 1-to-0 transition, the maximum count rate is 1/6 of the CPU clock frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

The "Timer" or "Counter" function is selected by control bits  $C/\overline{T}$  in the Special Function Register TMOD. In addition to the "Timer" or "Counter" selection, Timer 0 and Timer 1 have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.



Figure 22. Timer/Counter Mode Control Register (TMOD)

### P87LPC764

#### Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 24 shows Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The count input is enabled to the Timer when TRn = 1 and either GATE = 0 or INTn = 1. (Setting GATE = 1 allows the Timer to be controlled by external input  $\overline{INTn}$ , to facilitate pulse width

measurements). TRn is a control bit in the Special Function Register TCON (Figure 23). The GATE bit is in the TMOD register.

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 and Timer 1. See Figure 24. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

TCON	Addres	s: 88h								Reset Value: 00h	
	Bit Addressable										
		7	6	5	4	3	2	1	0		
		TF	1 TR1	TF0	TR0	IE1	IT1	IE0	IT0		
		L	I	I					_	]	
ВІ	IT	SYMBOL	FUNCTION								
тс	CON.7	TF1	Timer 1 overflo interrupt is pro	Fimer 1 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when the nterrupt is processed, or by software.							
тс	CON.6	TR1	Timer 1 Run c	ontrol bit.	Set/cleare	ed by softw	are to tur	n Timer/Co	unter 1 on	/off.	
тс	CON.5	TF0	Timer 0 overflo processor vect	ow flag. Se fors to the	et by hard interrupt	ware on Tr routine, or	imer/Cour by softwa	iter overflov ire.	w. Cleared	l by hardware when the	
тс	CON.4	TR0	Timer 0 Run c	ontrol bit.	Set/cleare	ed by softw	are to tur	n Timer/Co	unter 0 on	/off.	
тс	CON.3	IE1	Interrupt 1 Edg hardware whe	je flag. Se h the inter	et by hardw rupt is pro	ware when ocessed, o	external r by softw	interrupt 1 are.	edge is de	tected. Cleared by	
тс	CON.2	IT1	Interrupt 1 Typ external interru	e control l ıpts.	oit. Set/cle	eared by s	oftware to	specify fal	ling edge/l	ow level triggered	
тс	CON.1	IE0	Interrupt 0 Edg hardware whe	Interrupt 0 Edge flag. Set by hardware when external interrupt 0 edge is detected. Cleared by hardware when the interrupt is processed, or by software.							
тс	CON.0	IT0	Interrupt 0 Typ external interru	e control l ıpts.	oit. Set/cle	eared by s	oftware to	specify fall	ling edge/l	ow level triggered SU01172	

Figure 23. Timer/Counter Control Register (TCON)



Figure 24. Timer/Counter 0 or 1 in Mode 0 (13-Bit Counter)

#### Product data

### P87LPC764

Timer Count	Baud Rate												
Timer Count	2400	4800	9600	19.2k	38.4k	57.6k	115.2k						
-1	0.2304	0.4608	0.9216	* 1.8432	* 3.6864	5.5296	* 11.0592						
-2	0.4608	0.9216	* 1.8432	* 3.6864	* 7.3728	* 11.0592	-						
-3	0.6912	1.3824	2.7648	5.5296	* 11.0592	16.5888	-						
-4	0.9216	* 1.8432	* 3.6864	* 7.3728	* 14.7456	-	-						
-5	1.1520	2.3040	4.6080	9.2160	* 18.4320	-	-						
-6	1.3824	2.7648	5.5296	* 11.0592	-	-	-						
-7	1.6128	3.2256	6.4512	12.9024	-	-	-						
-8	* 1.8432	* 3.6864	* 7.3728	* 14.7456	-	-	-						
-9	2.0736	4.1472	8.2944	16.5888	-	-	-						
-10	2.3040	4.6080	9.2160	* 18.4320	-	-	-						
-11	2.5344	5.0688	10.1376	-	-	-	-						
-12	2.7648	5.5296	* 11.0592	-	-	-	-						
-13	2.9952	5.9904	11.9808	-	-	-	-						
-14	3.2256	6.4512	12.9024	-	-	-	-						
-15	3.4560	6.9120	13.8240	-	-	-	-						
-16	* 3.6864	* 7.3728	* 14.7456	-	-	-	-						
-17	3.9168	7.8336	15.6672	-	-	-	-						
-18	4.1472	8.2944	16.5888	-	-	-	-						
-19	4.3776	8.7552	17.5104	-	-	-	-						
-20	4.6080	9.2160	* 18.4320	-	-	-	-						
-21	4.8384	9.6768	19.3536	-	-	_	-						

### Table 10. Baud Rates, Timer Values, and CPU Clock Frequencies for SMOD1 = 1

### NOTES TO TABLES 9 AND 10:

1. Tables 6 and 7 apply to UART modes 1 and 3 (variable rate modes), and show CPU clock rates in MHz for standard baud rates from 2400 to 115.2k baud.

Table 6 shows timer settings and CPU clock rates with the SMOD1 bit in the PCON register = 0 (the default after reset), while Table 7 reflects the SMOD1 bit = 1.

3. The tables show all potential CPU clock frequencies up to 20 MHz that may be used for baud rates from 9600 baud to 115.2k baud. Other CPU clock frequencies that would give only lower baud rates are not shown.

4. Table entries marked with an asterisk (\*) indicate standard crystal and ceramic resonator frequencies that may be obtained from many sources without special ordering.

## P87LPC764

#### More About UART Mode 0

Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed at 1/6 the CPU clock frequency. Figure 29 shows a simplified functional diagram of the serial port in Mode 0, and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF" and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P1.1 and also enable SHIFT CLOCK to the alternate output function line of P1.0. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1, and S2. At S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to SBUF." Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 1111110 t o the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enable SHIFT CLOCK to the alternate output function line of P1.0. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are shifted to the left one position. The value that comes in from the right is the value that was sampled at the P1.1 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX Control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared as RI is set.

#### More About UART Mode 1

Ten bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the P87LPC764 the baud rate is determined by the Timer 1 overflow rate. Figure 30 shows a simplified functional diagram of the serial port in Mode 1, and associated timings for transmit receive.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.: 1. R1 = 0, and 2. Either SM2 = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time, whether the above conditions are met or not, the unit goes back to looking for a 1-to-0 transition in RxD.

P87LPC764



Figure 31. Serial Port Mode 2

## P87LPC764



Figure 33. Block Diagram of the Watchdog Timer

WDCON Address: A7h Not Bit Addressable		<ul> <li>Reset Value: • 30h for a watchdog reset.</li> <li>• 10h for other rest sources if the watchdog is enabled via the WDTE configuration bit.</li> <li>• 00h for other reset sources if the watchdog is disabled via the WDTE configuration bit.</li> </ul>								
	7	6	5	4	3	2	1	0		
	_	_	WDOVF	WDRUN	WDCLK	WDS2	WDS1	WDS0		
BIT SY	YMBOL	FUNCT	FUNCTION							
WDCON.7, 6	—	Reserv	ed for futur	e use. Shou	uld not be s	set to 1 by	/ user progi	rams.		
WDCON.5 W	/DOVF	Watchd the wat	log timer ov chdog is fe	verflow flag. ed.	Set when	a watchd	og reset or	timer over	rflow occurs. Clea	red when
WDCON.4 W	/DRUN	Watchd WDRU	log run con N = 0. This	trol. The was	atchdog tin d to 1 (wate	ner is star chdog run	ted when W ning) if the	/DRUN = WDTE co	1 and stopped when the network of th	en
WDCON.3 W	/DCLK	Watchdog clock select. The watchdog timer is clocked by CPU clock/6 when WDCLK = 1 and by the watchdog RC oscillator when WDCLK = 0. This bit is forced to 0 (using the watchdog RC oscillator) if the WDTE configuration bit = 1.					and by RC			
WDCON.2-0 W	/DS2-0	Watchd	log rate sel	lect.						
<u>W</u>	/DS2-0	Timeo	ut Clocks	Minimur	n Time	N	ominal Time	2	<u>Maximum Time</u>	
	000	8,	,192	10 r	ns		25 ms		40 ms	
	001	16	6,384	20 r	ns		50 ms		80 ms	
	010	32	2,768	41 r	ns		100 ms		160 ms	
	011	65	5,536	82 r	ns		200 ms		320 ms	
	100	13	1,072	165	ms		400 ms		640 ms	
	101	262	2,144	330	ms		800 ms		1280 ms	
	110	524	4,288	660	ms		1.60 sec		2.60 sec	
	111	1,04	48,576	1.3 s	sec		3.20 sec		5.30 sec	SU01476

Figure 34. Watchdog Timer Control Register (WDCON)

### P87LPC764

### DC ELECTRICAL CHARACTERISTICS (FOR P87LPC764BD, BN, BDH, FN, FD, FDH, BD/01, BDH/01)

 $V_{DD}$  = 2.7 V to 6.0 V unless otherwise specified;  $T_{amb}$  = 0°C to +70°C or -40°C to +85°C, unless otherwise specified.

SYMPOL	DADAMETED	TEST CONDITIONS					
STWDUL	FARAMETER	TEST CONDITIONS	MIN	TYP <sup>1</sup>	MAX		
1	Power supply surrent operating	5.0 V, 20 MHz <sup>11</sup>		15	25	mA	
'DD		3.0 V, 10 MHz <sup>11</sup>		4	7	mA	
1	Power supply surrent Idle mode	5.0 V, 20 MHz <sup>11</sup>		6	10	mA	
UI ID	Power supply current, fale filode	3.0 V, 10 MHz <sup>11</sup>		2	4	mA	
1	Power supply current Power Down mode	5.0 V <sup>11</sup>		1	10	μA	
PD	Tower supply current, Tower Down mode	3.0 V <sup>11</sup>		1	5	μΑ	
V <sub>RAM</sub>	RAM keep-alive voltage		1.5			V	
V	Input low voltage (TTL input)	4.0 V < V <sub>DD</sub> < 6.0 V	-0.5		0.2 V <sub>DD</sub> -0.1	V	
VIL VIL		2.7 V < V <sub>DD</sub> < 4.0 V	-0.5		0.7	V	
V <sub>IL1</sub>	Negative going threshold (Schmitt input)		-0.5		0.3 V <sub>DD</sub>	V	
VIH	Input high voltage (TTL input)		0.2 V <sub>DD</sub> +0.9		V <sub>DD</sub> +0.5	V	
V <sub>IH1</sub>	Positive going threshold (Schmitt input)		0.7 V <sub>DD</sub>		V <sub>DD</sub> +0.5	V	
HYS	Hysteresis voltage			0.2 V <sub>DD</sub>		V	
V <sub>OL</sub>	Output low voltage all ports <sup>5, 9</sup>	I <sub>OL</sub> = 3.2 mA, V <sub>DD</sub> = 2.7 V			0.4	V	
V <sub>OL1</sub>	Output low voltage all ports <sup>5, 9</sup>	I <sub>OL</sub> = 20 mA, V <sub>DD</sub> = 2.7 V			1.0	V	
	Output high voltage, all parts <sup>3</sup>	$I_{OH} = -20 \ \mu A, \ V_{DD} = 2.7 \ V$	V <sub>DD</sub> -0.7			V	
∣ ∨он	Output high voltage, all ports*	$I_{OH} = -30 \ \mu A, \ V_{DD} = 4.5 \ V$	V <sub>DD</sub> -0.7			V	
V <sub>OH1</sub>	Output high voltage, all ports <sup>4</sup>	$I_{OH} = -1.0 \text{ mA}, \text{ V}_{DD} = 2.7 \text{ V}$	V <sub>DD</sub> -0.7			V	
C <sub>IO</sub>	Input/Output pin capacitance <sup>10</sup>				15	pF	
١ <sub>١L</sub>	Logical 0 input current, all ports <sup>8</sup>	V <sub>IN</sub> = 0.4 V			-50	μΑ	
ILI	Input leakage current, all ports <sup>7</sup>	$V_{IN} = V_{IL} \text{ or } V_{IH}$			±2	μΑ	
	Logical 1 to 0 transition surrant all parts <sup>3</sup> f	$V_{IN} = 1.5 \text{ V} \text{ at } V_{DD} = 3.0 \text{ V}$	-30		-250	μΑ	
1 'TL	Logical 1 to 0 transition current, all ports, a	$V_{IN} = 2.0 \text{ V} \text{ at } V_{DD} = 5.5 \text{ V}$	-150		-650	μΑ	
R <sub>RST</sub>	Internal reset pull-up resistor <sup>14</sup>		40		225	kΩ	
VBOLOW	Brownout trip voltage with BOV = 1 <sup>12</sup>		2.35		2.69	V	
V <sub>BOHI</sub>	Brownout trip voltage with BOV = 0		3.45		3.99	V	
V <sub>REF</sub>	Reference voltage		1.11	1.26	1.41	V	
t <sub>C</sub> (V <sub>REF</sub> )	Temperature coefficient		1	tbd		ppm/°C	
SS	Supply sensitivity		1	tbd		%/V	

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

2. See other Figures for details.

Active mode: I<sub>CC(MAX)</sub> = tbd

Idle mode:  $I_{CC(MAX)} = tbd$ 3. Ports in quasi-bidirectional mode with weak pull-up (applies to all port pins with pull-ups). Does not apply to open drain pins.

4. Ports in PUSH-PULL mode. Does not apply to open drain pins.

- 5. In all output modes except high impedance mode.
- 6. Port pins source a transition current when used in quasi-bidirectional mode and externally driven from 1 to 0. This current is highest when VIN is approximately 2 V.
- 7. Measured with port in high impedance mode. Parameter is guaranteed but not tested at cold temperature.
- 8. Measured with port in quasi-bidirectional mode.

9. Under steady state (non-transient) conditions, I<sub>OI</sub> must be externally limited as follows:

- Maximum IOL per port pin: 20 mA
- Maximum total IOL for all outputs: 80 mA

Maximum total  $V_{DH}^{-}$  for all outputs: 5 mA If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

10. Pin capacitance is characterized but not tested.

- 11. The IDD, IDD, and IPD specifications are measured using an external clock with the following functions disabled: comparators, brownout detect, and watchdog timer. For V<sub>DD</sub> = 3 V, LPEP = 1. Refer to the appropriate figures on the following pages for additional current drawn by each of these functions and detailed graphs for other frequency and voltage combinations.
- 12. Devices initially operating at V<sub>DD</sub> = 2.7V or above and at f<sub>OSC</sub> = 10 MHz or less are guaranteed to continue to execute instructions correctly at the brownout trip point. Initial power-on operation below  $V_{DD} = 2.7$  V is not guaranteed.
- 13. Devices initially operating at V<sub>DD</sub> = 4.0 V or above and at f<sub>OSC</sub> = 20 MHz or less are guaranteed to continue to execute instructions correctly at the brownout trip point. Initial power-on operation below V<sub>DD</sub> = 4.0 V and F<sub>OSC</sub> > 10 MHz is not guaranteed.
- 14. This internal resistor is disconnected if P1.5 is used as a general purpose input pin instead of the reset pin.

## P87LPC764

### AC ELECTRICAL CHARACTERISTICS (FOR P87LPC764BD, BDH, BN, FN, FD, FDH)

 $T_{amb} = 0$  °C to +70 °C or -40°C to +85°C,  $V_{DD} = 2.7$  V to 6.0 V unless otherwise specified;  $V_{SS} = 0$  V<sup>1,2,3</sup>

	FIGURE	DADAMETED	LIMITS			
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT	
External Cl	ock	•			•	
f <sub>osc</sub>	39	Oscillator frequency ( $V_{DD} = 4.0 \text{ V}$ to 6.0 V)	0	20	MHz	
f <sub>osc</sub>	39	Oscillator frequency (V <sub>DD</sub> = 2.7 V to 6.0 V)		0	10	MHz
t <sub>C</sub>	39	Clock period and CPU timing cycle	1/f <sub>osc</sub>	_	ns	
f <sub>osc(tol)</sub>		On-chip RC oscillator tolerance. Applies to P87LPC7	10	10	%	
f <sub>osc(tol)</sub>		On-chip RC oscillator tolerance, all other devices	25	25	%	
t <sub>CLCX</sub>	39	Clock low-time <sup>4</sup>	f <sub>OSC</sub> = 20 MHz	20	_	ns
t <sub>CLCX</sub>	39	] [	$f_{OSC} = 10 \text{ MHz}$	40	_	ns
t <sub>CHCX</sub>	39	Clock high-time <sup>4</sup>	f <sub>OSC</sub> = 20 MHz	20	-	ns
t <sub>CHCX</sub>	39	f <sub>OSC</sub> = 1		40	-	ns
Shift Regis	ter					
t <sub>XLXL</sub>	38	Serial port clock cycle time	6t <sub>C</sub>	-	ns	
t <sub>QVXH</sub>	38	Output data setup to clock rising edge	5t <sub>C</sub> - 133	-	ns	
t <sub>XHQX</sub>	38	Output data hold after clock rising edge	1t <sub>C</sub> - 80	-	ns	
t <sub>XHDV</sub>	38	Input data setup to clock rising edge	-	5t <sub>C</sub> – 133	ns	
t <sub>XHDX</sub>	38	Input data hold after clock rising edge	0	_	ns	

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

Load capacitance for all outputs = 80 pF.
 Parts are guaranteed to operate down to 0 Hz.

4. Applies only to an external clock source, not when a crystal is connected to the X1 and X2 pins.

5. For availability of other devices with this specification, please contact Philips sales office.

### P87LPC764

### AC ELECTRICAL CHARACTERISTICS (FOR P87LPC764HDH)

 $V_{DD}$  = 4.5 V to 5.5 V;  $T_{amb}$  = -40°C to +125°C;  $V_{SS}$  = 0 V<sup>1,2,3</sup>

SYMPOL	FIGURE	DADAMETED	LIM	LINUT		
STMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT	
External CI	ock			-	_	
f <sub>osc</sub>	39		0	16	MHz	
t <sub>C</sub>	39	Clock period and CPU timing cycle		1/f <sub>osc</sub>		ns
f <sub>osc(tol)</sub>		on-chip RC oscillator tolerance	-10	+10	%	
t <sub>CHCX</sub>	39	Clock high-time <sup>4</sup>	25		ns	
t <sub>CLCX</sub>	39	Clock low-time <sup>4</sup>	25		ns	
Shift Regis	ter			-		
t <sub>XLXL</sub>	38	Serial port clock cycle time		6t <sub>C</sub>		ns
t <sub>QVXH</sub>	38	Output data setup to clock rising edge	5t <sub>C</sub> – 133		ns	
t <sub>XHQX</sub>	38	Output data hold after clock rising edge	1t <sub>C</sub> - 80		ns	
t <sub>XHDV</sub>	38	Input data setup to clock rising edge		5t <sub>C</sub> – 133	ns	
t <sub>XHDX</sub>	38	Input data hold after clock rising edge	0		ns	

NOTES:

1. Parameters are valid over operating temperature range unless otherwise specified.

2. Load capacitance for all outputs = 80 pF.

3. Parts are guaranteed to operate down to 0 Hz.

4. Applies only to an external clock source, not when a crystal is connected to the X1 and X2 pins.

5. For availability of other devices with this specification, please contact Philips sales office.



Figure 42. Typical ldd versus frequency (high frequency oscillator, 25°C)



Figure 43. Typical Active Idd versus frequency (external clock,  $25^{\circ}$ C, LPEP=0)



Figure 44. Typical Active Idd versus frequency (external clock, 25°C, LPEP=1)



Figure 45. Typical Idle Idd versus frequency (external clock, 25°C, LPEP=1)



Figure 46. Typical Idle Idd versus frequency (external clock, 25°C, LPEP=0)

## P87LPC764

## P87LPC764

### **REVISION HISTORY**

Rev	Date	Description
_11	20030903	Product data (9397 750 11121); ECN 853-2401 30269
		Modifications:
		<ul> <li>Added BD/01, BDH/01 and HDH part types</li> </ul>
_10	20011026	Preliminary data (9397 750 09017); previous release

Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

### Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax:

sales.addresses@www.semiconductors.philips.com

For sales offices addresses send e-mail to:

Fax: +31 40 27 24825

All rights reserved. Printed in U.S.A.

© Koninklijke Philips Electronics N.V. 2003

Date of release: 09-03

9397 750 11121

Let's make things better.



Document order number:

PHILIPS

## P87LPC764

Philips Semiconductors