



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, WDT
Number of I/O	18
Program Memory Size	4KB (4K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p87lpc764fdh-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Product data

LOGIC SYMBOL



Low power, low price, low pin count (20 pin) microcontroller with 4 kbyte OTP



Figure 1. P87LPC764 Program and Data Memory Map

P87LPC764

SPECIAL FUNCTION REGISTERS

Name	Description	SFR	MCD	Bit Functions and Addresses R								
		710101000	E7	E6	E5	E1	E3	E2	F 1	E0	Value	
ACC*	Accumulator	F0h									00h	
AUXR1#	Auxiliary Function Register	A2h	KBF	BOD	BOI	I PFP	SRST	0		DPS	02h ¹	
			F7	F6	F5	F4	F3	F2	F1	F0		
В*	B register	F0h									00h	
CMD1#	Comparator 1 control	ACh	<u> </u>			0.01	CN11		CO1		0061	
CIVIP 1#	register	ACh	_	_	CEI	CPI	CNT	UEI	001		00n	
CMP2#	Comparator 2 control register	ADh	-	-	CE2	CP2	CN2	OE2	CO2	CMF2	00h ¹	
DIVM#	CPU clock divide-by-M control	95h									00h	
DPTR: DPH DPL	Data pointer (2 bytes) Data pointer high byte Data pointer low byte	83h 82h									00h 00h	
			CF	CE	CD	CC	СВ	CA	C9	C8		
I2CFG#*	I ² C configuration register	C8h/RD	SLAVEN	MASTRQ	0	TIRUN	-	-	CT1	CT0	00h ¹	
		C8h/WR	SLAVEN	MASTRQ	CLRTI	TIRUN	-	-	CT1	CT0		
			DF	DE	DD	DC	DB	DA	D9	D8		
I2CON#*	I ² C control register	D8h/RD	RDAT	ATN	DRDY	ARL	STR	STP	MASTER	-	80h ¹	
		D8h/WR	CXA	IDLE	CDR	CARL	CSTR	CSTP	XSTR	XSTP	1	
I2DAT#	I ² C data register	D9h/RD	RDAT	0	0	0	0	0	0	0	80h	
		D9h/WR	XDAT	х	х	х	х	х	х	х		
			AF	AE	AD	AC	AB	AA	A9	A8		
IEN0*	Interrupt enable 0	A8h	EA	EWD	EBO	ES	ET1	EX1	ET0	EX0	00h	
			EF	EE	ED	EC	EB	EA	E9	E8		
IEN1#*	Interrupt enable 1	E8h	ETI	-	EC1	-	-	EC2	EKB	El2	00h ¹	
			BF	BE	BD	BC	BB	BA	B9	B8		
IP0*	Interrupt priority 0	B8h		PWD	PBO	PS	PT1	PX1	PT0	PX0	00h ¹	
IP0H#	Interrupt priority 0 high byte	B7h		PWDH	PBOH	PSH	PT1H	PX1H	PT0H	PX0H	00h ¹	
			FF	FE	FD	FC	FB	FA	F9	F8		
IP1*	Interrupt priority 1	F8h	PTI	-	PC1	-	-	PC2	PKB	PI2	00h ¹	
IP1H#	Interrupt priority 1 high byte	F7h	PTIH	-	PC1H	-	-	PC2H	РКВН	PI2H	00h1	
KBI#	Keyboard Interrupt	86h	97	96	95	94	02	92	91	80	00h	
DO*	Port 0	80h	- 07 - T1	CMP1	CMDREE					CMP2	Noto 2	
	FOILO	0011	07					02	01	00		
D1*	Port 1	00h	97 (P1 7)	90 (P1.6)	95 <u>вет</u>			92 TO		90 Typ	Noto 2	
	FULT	9011	(F1.7)	(F1.0) A6	A5		A3	A2		A0		
P2*	Port 2	A0h							X1	X2	Note 2	
POM1#	Port 0 output mode 1	84h	(P0M1 7)	(P0M1.6)	(P0M1 5)	(POM1 4)	(P0M1 2)	(P0M1 2)	(P0M1.1)	(P0M1 0)	00b	
P0M2#	Port 0 output mode 2	85h	(P0M2 7)	(P0M2 6)	(P0M2 5)	(POM2 4)	(P0M2 3)	(P0M2 2)	(P0M2 1)	(P0M2 0)	00H	
P1M1#	Port 1 output mode 1	91h	(P1M1 7)	(P1M1 6)	(1 01012.0)	(P1M1 4)	(1 011/2.0)	(1 01012.2)	(P1M1 1)	(P1M1 0)	00h ¹	
P1M2#	Port 1 output mode ?	92h	(P1M2 7)	(P1M2.6)	_	(P1M2 4)		_	(P1M2 1)	(P1M2 0)	00h ¹	
P2M1#	Port 2 output mode 1	A4h	P2S	P1.S	POS	ENCLK	T10F	TOOF	(P2M1 1)	(P2M1 0)	00h	
P2M2#	Port 2 output mode 2	A5h				-			(P2M2 1)	(P2M2 0)	00h ¹	
PCON	Power control register	87h	SMOD1	SMOD0	BOF	POF	GF1	GF0	PD	IDL	Note 3	

FUNCTIONAL DESCRIPTION

Details of P87LPC764 functions will be described in the following sections.

Enhanced CPU

The P87LPC764 uses an enhanced 80C51 CPU which runs at twice the speed of standard 80C51 devices. This means that the performance of the P87LPC764 running at 5 MHz is exactly the same as that of a standard 80C51 running at 10 MHz. A machine cycle consists of 6 oscillator cycles, and most instructions execute in 6 or 12 clocks. A user configurable option allows restoring standard 80C51 execution timing. In that case, a machine cycle becomes 12 oscillator cycles.

In the following sections, the term "CPU clock" is used to refer to the clock that controls internal instruction execution. This may sometimes be different from the externally applied clock, as in the case where the part is configured for standard 80C51 timing by means of the CLKR configuration bit or in the case where the clock is divided down via the setting of the DIVM register. These features are described in the Oscillator section.

Analog Functions

The P87LPC764 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are actually being used for analog functions must have the digital outputs and the digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input Only (high impedance) mode as described in the I/O Ports section (see page 17).

Digital inputs on port 0 may be disabled through the use of the PT0AD register. Each bit in this register corresponds to one pin of

Port 0. Setting the corresponding bit in PT0AD disables that pin's digital input. Port bits that have their digital inputs disabled will be read as 0 by any instruction that accesses the port.

Analog Comparators

Two analog comparators are provided on the P87LPC764. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logical one (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes.

Comparator Configuration

Each comparator has a control register, CMP1 for comparator 1 and CMP2 for comparator 2. The control registers are identical and are shown in Figure 2.

The overall connections to both comparators are shown in Figure 3. There are eight possible configurations for each comparator, as determined by the control bits in the corresponding CMPn register: CPn, CNn, and OEn. These configurations are shown in Figure 4. The comparators function down to a V_{DD} of 3.0V.

When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.

CMPn	Addres	s: ACh for (CMP1, A	Dh for CN	1P2						Reset Value: 00h	
	Not Bit	Addressabl	е									
			7	6	5	4	3	2	1	0		
			_	_	CEn	CPn	CNn	OEn	COn	CMFn		
	_	_								•	-	
BI	T	SYMBOL	FUN	CTION								
CI	MPn.7, 6	—	Rese	erved for fu	uture use.	Should n	ot be set to	o 1 by use	r program	ns.		
CI	MPn.5	CEn	Com Com	omparator enable. When set by software, the corresponding comparator function is enabled. Omparator output is stable 10 microseconds after CEn is first set.								
CI	MPn.4	CPn	Com 1, Cl	parator po NnB is se	sitive inpu lected as t	ut select. \ the positiv	When 0, C e compara	INnA is se ator input.	elected as	the positi	ive comparator input. When	
CI	MPn.3	CNn	Com the r nega	parator ne negative co ative comp	egative inp omparator arator inp	out select. input. Wh ut.	When 0, t ien 1, the	he compa internal co	rator refe omparator	rence pin reference	CMPREF is selected as V _{ref} is selected as the	
CI	MPn.2	OEn	Outp enab	out enable. bled (CEn	When 1, = 1). This	the compa output is a	arator outp asynchron	out is conr	ected to t CPU clo	the CMPn ck.	pin if the comparator is	
CI	MPn.1	COn	Comparator output, synchronized to the CPU clock to allow reading by software. Cleared when the comparator is disabled (CEn = 0).									
CI	MPn.0	CMFn	Com state softv	parator int . This bit v vare and w	terrupt flag will cause /hen the c	g. This bit a hardwa omparato	is set by h re interrup r is disable	ardware v t if enable ed (CEn =	vhenever d and of s 0).	the comp sufficient p	arator output COn changes priority. Cleared by	
											SU01152	

Figure 2. Comparator Control Registers (CMP1 and CMP2)



Figure 3. Comparator Input and Output Connections



Figure 4. Comparator Configurations

P87LPC764

P87LPC764

Internal Reference Voltage

An internal reference voltage generator may supply a default reference when a single comparator input pin is used. The value of the internal reference voltage, referred to as V_{ref} , is 1.28 V ±10%.

Comparator Interrupt

Each comparator has an interrupt flag CMFn contained in its configuration register. This flag is set whenever the comparator output changes state. The flag may be polled by software or may be used to generate an interrupt. The interrupt will be generated when the corresponding enable bit ECn in the IEN1 register is set and the interrupt system is enabled via the EA bit in the IEN0 register.

Comparators and Power Reduction Modes

Either or both comparators may remain enabled when Power Down or Idle mode is activated. The comparators will continue to function in the power reduction mode. If a comparator interrupt is enabled, a change of the comparator output state will generate an interrupt and wake up the processor. If the comparator output to a pin is enabled, the pin should be configured in the push-pull mode in order to obtain fast switching times while in power down mode. The reason is that with the oscillator stopped, the temporary strong pull-up that normally occurs during switching on a quasi-bidirectional port pin does not take place.

Comparators consume power in Power Down and Idle modes, as well as in the normal operating mode. This fact should be taken into account when system power consumption is an issue.

Comparator Configuration Example

The code shown in Figure 5 is an example of initializing one comparator. Comparator 1 is configured to use the CIN1A and CMPREF inputs, outputs the comparator result to the CMP1 pin, and generates an interrupt when the comparator output changes.

The interrupt routine used for the comparator must clear the interrupt flag (CMF1 in this case) before returning.

CmpInit:		
mov	PT0AD,#30h	; Disable digital inputs on pins that are used
		; for analog functions: CIN1A, CMPREF.
anl	POM2,#0cfh	; Disable digital outputs on pins that are used
orl	P0M1,#30h	; for analog functions: CIN1A, CMPREF.
mov	CMP1,#24h	; Turn on comparator 1 and set up for:
		; - Positive input on CIN1A.
		; - Negative input from CMPREF pin.
		; - Output to CMP1 pin enabled.
call	delay10us	; The comparator has to start up for at
		; least 10 microseconds before use.
anl	CMP1,#0feh	; Clear comparator 1 interrupt flag.
setb	EC1	; Enable the comparator 1 interrupt. The
		; priority is left at the current value.
setb	EA	; Enable the interrupt system (if needed).
ret		; Return to caller.
		SU01189

Figure 5.

Low power, low price, low pin count (20 pin) microcontroller with 4 kbyte OTP

I2CFG	Address	s: C8h								Reset Value: 00h	
	Bit Add	ressable									
		7	6	5	4	3	2	1	0		
		SLAV	EN MASTRQ	CLRTI	TIRUN	_	_	CT1	СТ0		
BI	т	SYMBOL	FUNCTION								
120	CFG.7	SLAVEN	 FUNCTION Slave Enable. Writing a 1 this bit enables the slave functions of the I²C subsystem. If SLAVEN and MASTRQ are 0, the I²C hardware is disabled. This bit is cleared to 0 by reset and by an I²C time-out. 								
120	CFG.6	MASTRQ	Master Reques progress when start condition When a maste MASTRQ is cle	st. Writing this bit is is sent an r wishes t eared by a	a 1 to this changed d DRDY is o release an I ² C time	bit reque from 0 to s set (thus mastershi e-out.	ests maste 1, action is making A p status o	rship of the s delayed u ATN = 1 and f the I ² C, it	e I ² C bus. I until a stop d generatir writes a 1	f a transmission is in condition is detected. A ng an I^2C interrupt). to XSTP in I2CON.	
120	CFG.5	CLRTI	Writing a 1 to t	his bit clea	ars the Tin	ner I overf	low flag. 1	This bit pos	ition alway	vs reads as a 0.	
120	CFG.4	TIRUN	Writing a 1 to the and MASTER,	his bit lets this bit de	Timer I ru	in; a zero operationa	stops and al modes a	l clears it. T as shown ir	Together w n Table 1.	ith SLAVEN, MASTRQ,	
120	CFG.2, 3	—	Reserved for fu	uture use.	Should no	ot be set t	o 1 by use	er programs	S.		
120	CFG.1, 0	CT1, CT0	These two bits are programmed as a function of the CPU clock rate, to optimize the MIN HI and LO time of SCL when this device is a master on the I ² C. The time value determined by these bits controls both of these parameters, and also the timing for stop and start conditions.								
										SU01474	

Figure 8. I²C Configuration Register (I2CFG)

Regarding Software Response Time

Because the P87LPC764 can run at 20 MHz, and because the I^2C interface is optimized for high-speed operation, it is quite likely that an I^2C service routine will sometimes respond to DRDY (which is set at a rising edge of SCL) and write I2DAT before SCL has gone low again. If XDAT were applied directly to SDA, this situation would produce an I^2C protocol violation. The programmer need not worry about this possibility because XDAT is applied to SDA only when SCL is low.

Conversely, a program that includes an I²C service routine may take a long time to respond to DRDY. Typically, an I²C routine operates on a flag-polling basis during a message, with interrupts from other peripheral functions enabled. If an interrupt occurs, it will delay the response of the I²C service routine. The programmer need not worry about this very much either, because the I²C hardware stretches the SCL low time until the service routine responds. The only constraint on the response is that it must not exceed the Timer I time-out.

Values to be used in the CT1 and CT0 bits are shown in Table 2. To allow the I^2C bus to run at the maximum rate for a particular oscillator frequency, compare the actual oscillator rate to the f OSC max column in the table. The value for CT1 and CT0 is found in the

first line of the table where CPU clock max is greater than or equal to the actual frequency.

Table 2 also shows the machine cycle count for various settings of CT1/CT0. This allows calculation of the actual minimum high and low times for SCL as follows:

SCL min high/low time (in microseconds) = $\frac{6 * Min Time Count}{CPU clock (in MHz)}$

For instance, at an 8 MHz frequency, with CT1/CT0 set to 1 0, the minimum SCL high and low times will be $5.25 \ \mu s$.

Table 2 also shows the Timer I timeout period (given in machine cycles) for each CT1/CT0 combination. The timeout period varies because of the way in which minimum SCL high and low times are measured. When the I^2C interface is operating, Timer I is pre-loaded at every SCL transition with a value dependent upon CT1/CT0. The pre-load value is chosen such that a minimum SCL high or low time has elapsed when Timer I reaches a count of 008 (the actual value pre-loaded into Timer I is 8 minus the machine cycle count).

P87LPC764

I/O Ports

The P87LPC764 has 3 I/O ports, port 0, port 1, and port 2. The exact number of I/O pins available depend upon the oscillator and reset options chosen. At least 15 pins of the P87LPC764 may be used as I/Os when a two-pin external oscillator and an external reset circuit are used. Up to 18 pins may be available if fully on-chip oscillator and reset configurations are chosen.

All but three I/O port pins on the P87LPC764 may be software configured to one of four types on a bit-by-bit basis, as shown in Table 4. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input only. Two configuration registers for each port choose the output type for each port pin.

Table 4. Port Output Configuration Settings

PxM1.y	PxM2.y	Port Output Mode
0	0	Quasi-bidirectional
0	1	Push-Pull
1	0	Input Only (High Impedance)
1	1	Open Drain

Quasi-Bidirectional Output Configuration

The default port output configuration for standard P87LPC764 I/O ports is the quasi-bidirectional output that is common on the 80C51 and most of its derivatives. This output type can be used as both an

input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is pulled low, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port latch for the pin contains a logic 1. The very weak pull-up sources a very small current that will pull the pin high if it is left floating.

A second pull-up, called the "weak" pull-up, is turned on when the port latch for the pin contains a logic 1 and the pin itself is also at a logic 1 level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If a pin that has a logic 1 on it is pulled low by an external device, the weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to overpower the weak pull-up and take the voltage on the port pin below its input threshold.

The third pull-up is referred to as the "strong" pull-up. This pull-up is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port latch changes from a logic 0 to a logic 1. When this occurs, the strong pull-up turns on for a brief time, two CPU clocks, in order to pull the port pin high quickly. Then it turns off again.

The quasi-bidirectional port configuration is shown in Figure 10.



Figure 10. Quasi-Bidirectional Output

Low power, low price, low pin count (20 pin) microcontroller with 4 kbyte OTP

Addres	s: A4h							I	Reset Value: 00h	
Not Bit	Addressable									
	7	6	5	4	3	2	1	0		
	P2S	P1S	P0S	ENCLK	T1OE	T0OE	(P2M1.1)	(P2M1.0)		
BIT	SYMBOL	FUNCTION								
P2M1.7	P2S	S When P2S = 1, this bit enables Schmitt trigger inputs on Port 2.								
P2M1.6	P1S	When P1S =	1, this bi	t enables S	chmitt trig	ger inputs	s on Port 1.			
P2M1.5	P0S	When P0S =	1, this bi	t enables S	chmitt trig	ger inputs	s on Port 0.			
P2M1.4	ENCLK	When ENCL output is ena	.K is set a abled on t	nd the 87LF he X2 pin (F	PC764 is P2.0). Ref	configured er to the 0	d to use the o Dscillator sec	on-chip RC o	oscillator, a clock ails.	
P2M1.3	T1OE	When set, th one half of th	e P0.7 pi ne Timer ′	n is toggled 1 overflow r	wheneve ate. Refe	er Timer 1 r to the Tir	overflows. T ner/Counters	he output from section for	equency is therefore details.	
P2M1.2 TOOE When set, the P1.2 pin is toggled whenever Timer 0 overflows. The output frequency is therefore one half of the Timer 0 overflow rate. Refer to the Timer/Counterssection for details.										
P2M1.1, P2M1.0 — These bits, along with the matching bits in the P2M2 register, control the output configuration of P2.1 and P2.0 respectively, as shown in Table 4.										

Figure 13. Port 2 Mode Register 1 (P2M1)

Keyboard Interrupt (KBI)

The Keyboard Interrupt function is intended primarily to allow a single interrupt to be generated when any key is pressed on a keyboard or keypad connected to specific pins of the P87LPC764, as shown in Figure 14. This interrupt may be used to wake up the CPU from Idle or Power Down modes. This feature is particularly useful in handheld, battery powered systems that need to carefully manage power consumption yet also need to be convenient to use.

The P87LPC764 allows any or all pins of port 0 to be enabled to cause this interrupt. Port pins are enabled by the setting of bits in

the KBI register, as shown in Figure 15. The Keyboard Interrupt Flag (KBF) in the AUXR1 register is set when any enabled pin is pulled low while the KBI interrupt function is active. An interrupt will generated if it has been enabled. Note that the KBF bit must be cleared by software.

Due to human time scales and the mechanical delay associated with keyswitch closures, the KBI feature will typically allow the interrupt service routine to poll port 0 in order to determine which key was pressed, even if the processor has to wake up from Power Down mode. Refer to the section on Power Reduction Modes for details.



Figure 18. Block Diagram of Oscillator Control

CPU Clock Modification: CLKR and DIVM

For backward compatibility, the CLKR configuration bit allows setting the P87LPC764 instruction and peripheral timing to match standard 80C51 timing by dividing the CPU clock by two. Default timing for the P87LPC764 is 6 CPU clocks per machine cycle while standard 80C51 timing is 12 clocks per machine cycle. This division also applies to peripheral timing, allowing 80C51 code that is oscillator frequency and/or timer rate dependent. The CLKR bit is located in the EPROM configuration register UCFG1, described under EPROM Characteristics

In addition to this, the CPU clock may be divided down from the oscillator rate by a programmable divider, under program control. This function is controlled by the DIVM register. If the DIVM register is set to zero (the default value), the CPU will be clocked by either the unmodified oscillator rate, or that rate divided by two, as determined by the previously described CLKR function.

When the DIVM register is set to some value N (between 1 and 255), the CPU clock is divided by 2 * (N + 1). Clock division values from 4 through 512 are thus possible. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption, in a manner similar to Idle mode. By dividing the clock, the CPU can retain the ability to respond to events other than those that can cause interrupts (i.e. events that allow exiting the Idle mode) by executing its normal program at a lower rate. This can allow bypassing the oscillator startup time in cases where Power Down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

Power Monitoring Functions

The P87LPC764 incorporates power monitoring functions designed to prevent incorrect operation during initial power up and power loss or reduction during operation. This is accomplished with two hardware functions: Power-On Detect and Brownout Detect.

Brownout Detection

The Brownout Detect function allows preventing the processor from failing in an unpredictable manner if the power supply voltage drops below a certain level. The default operation is for a brownout detection to cause a processor reset, however it may alternatively be configured to generate an interrupt by setting the BOI bit in the AUXR1 register (AUXR1.5).

The P87LPC764 allows selection of two Brownout levels: 2.5 V or 3.8 V. When V_{DD} drops below the selected voltage, the brownout detector triggers and remains active until V_{DD} is returns to a level above the Brownout Detect voltage. When Brownout Detect causes a processor reset, that reset remains active as long as V_{DD} remains below the Brownout Detect voltage. When Brownout Detect generates an interrupt, that interrupt occurs once as V_{DD} crosses from above to below the Brownout Detect voltage. For the interrupt to be processed, the interrupt system and the BOI interrupt must both be enabled (via the EA and EBO bits in IEN0).

When Brownout Detect is activated, the BOF flag in the PCON register is set so that the cause of processor reset may be determined by software. This flag will remain set until cleared by software.

P87LPC764

P87LPC764

Low Voltage EPROM Operation

The EPROM array contains some analog circuits that are not required when V_{DD} is less than 4 V, but are required for a V_{DD} greater than 4 V. The LPEP bit (AUXR.4), when set by software, will power down these analog circuits resulting in a reduced supply current. LPEP is cleared only by power-on reset, so it may be set ONLY for applications that always operate with V_{DD} less than 4 V.

Reset

The P87LPC764 has an integrated power-on reset circuit which always provides a reset when power is initially applied to the device. It is recommended to use the internal reset whenever possible to save external components and to be able to use pin P1.5 as a general-purpose input pin.

The P87LPC764 can additionally be configured to use P1.5 as an external active-low reset pin $\overline{\text{RST}}$ by programming the RPD bit in the User Configuration Register UCFG1 to 0. The internal reset is still active on power-up of the device. While the signal on the $\overline{\text{RST}}$ pin is low, the P87LPC764 is held in reset until the signal goes high.

The watchdog timer on the LPC764 can act as an oscillator fail detect because it uses an independent, fully on-chip oscillator.

UCFG1 is described in the System Configuration Bytes section of this datasheet.



Figure 20. Using pin P1.5 as general purpose input pin or as low-active reset pin



Figure 21. Block Diagram Showing Reset Sources

P87LPC764

Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register (THn and TLn) are used. See Figure 25

Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TL1) with automatic reload, as shown in Figure 26. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which must be preset by software. The reload leaves THn unchanged. Mode 2 operation is the same for Timer 0 and Timer 1.

Mode 3

When Timer 1 is in Mode 3 it is stopped. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate 8-bit counters. The logic for Mode 3 on Timer 0 is shown in Figure 27. TL0 uses the Timer 0 control bits: C/T, GATE, TR0 and pin INT0, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications that require an extra 8-bit timer. With Timer 0 in Mode 3, an P87LPC764 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it into and out of its own Mode 3. It can still be used by the serial port as a baud rate generator, or in any application not requiring an interrupt.



Figure 25. Timer/Counter 0 or 1 in Mode 1 (16-Bit Counter)



Figure 26. Timer/Counter 0 or 1 in Mode 2 (8-Bit Auto-Reload)

Product data

P87LPC764

Timer Count				Baud Rate			
Timer Count	2400	4800	9600	19.2k	38.4k	57.6k	115.2k
-1	0.2304	0.4608	0.9216	* 1.8432	* 3.6864	5.5296	* 11.0592
-2	0.4608	0.9216	* 1.8432	* 3.6864	* 7.3728	* 11.0592	-
-3	0.6912	1.3824	2.7648	5.5296	* 11.0592	16.5888	-
-4	0.9216	* 1.8432	* 3.6864	* 7.3728	* 14.7456	-	-
-5	1.1520	2.3040	4.6080	9.2160	* 18.4320	-	-
-6	1.3824	2.7648	5.5296	* 11.0592	-	-	-
-7	1.6128	3.2256	6.4512	12.9024	-	-	-
-8	* 1.8432	* 3.6864	* 7.3728	* 14.7456	-	-	-
-9	2.0736	4.1472	8.2944	16.5888	-	-	-
-10	2.3040	4.6080	9.2160	* 18.4320	-	-	-
-11	2.5344	5.0688	10.1376	-	-	-	-
-12	2.7648	5.5296	* 11.0592	-	-	-	-
-13	2.9952	5.9904	11.9808	-	-	-	-
-14	3.2256	6.4512	12.9024	-	-	-	-
-15	3.4560	6.9120	13.8240	-	-	-	-
-16	* 3.6864	* 7.3728	* 14.7456	-	-	-	-
-17	3.9168	7.8336	15.6672	-	-	-	-
-18	4.1472	8.2944	16.5888	-	-	-	-
-19	4.3776	8.7552	17.5104	-	-	-	-
-20	4.6080	9.2160	* 18.4320	-	-	-	-
-21	4.8384	9.6768	19.3536	-	_	_	-

Table 10. Baud Rates, Timer Values, and CPU Clock Frequencies for SMOD1 = 1

NOTES TO TABLES 9 AND 10:

1. Tables 6 and 7 apply to UART modes 1 and 3 (variable rate modes), and show CPU clock rates in MHz for standard baud rates from 2400 to 115.2k baud.

Table 6 shows timer settings and CPU clock rates with the SMOD1 bit in the PCON register = 0 (the default after reset), while Table 7 reflects the SMOD1 bit = 1.

3. The tables show all potential CPU clock frequencies up to 20 MHz that may be used for baud rates from 9600 baud to 115.2k baud. Other CPU clock frequencies that would give only lower baud rates are not shown.

4. Table entries marked with an asterisk (*) indicate standard crystal and ceramic resonator frequencies that may be obtained from many sources without special ordering.

P87LPC764



Figure 32. Serial Port Mode 3

EPROM Characteristics

Programming of the EPROM on the P87LPC764 is accomplished with a serial programming method. Commands, addresses, and data are transmitted to and from the device on two pins after programming mode is entered. Serial programming allows easy implementation of In-System Programming of the P87LPC764 in an application board. Details of In-System Programming can be found in application note AN466.

The P87LPC764 contains three signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes designate the device as an P87LPC764 manufactured by Philips. The signature bytes may be read by the user program at addresses FC30h, FC31h and FC60h with the MOVC instruction, using the DPTR register for addressing.

A special user data area is also available for access via the MOVC instruction at addresses FCE0h through FCFFh. This "customer code" space is programmed in the same manner as the main code EPROM and may be used to store a serial number, manufacturing date, or other application information.

32-Byte Customer Code Space

A small supplemental EPROM space is reserved for use by the customer in order to identify code revisions, store checksums, add a serial number to each device, or any other desired use. This area exists in the code memory space from addresses FCE0h through FCFFh. Code execution from this space is not supported, but it may be read as data through the use of the MOVC instruction with the appropriate addresses. The memory may be programmed at the same time as the rest of the code memory and UCFG bytes are programmed.

System Configuration Bytes

A number of user configurable features of the P87LPC764 must be defined at power up and therefore cannot be set by the program after start of execution. Those features are configured through the use of two EPROM bytes that are programmed in the same manner as the EPROM program space. The contents of the two configuration bytes, UCFG1 and UCFG2, are shown in Figures 36 and 37. The values of these bytes may be read by the program through the use of the MOVX instruction at the addresses shown in the figure.

UCFG1	Address	: FD00h								Unj	programmed Value: FFh	
			7	6	5	4	3	2	1	0		
			WDTE	RPD	PRHI	BOV	CLKR	FOSC2	FOSC1	FOSC0		
В	IT	SYM	BOL	FUNC	ION							
U	ICFG1.7	WE	DTE	Watcho still be	log timer e used to ge	nable. Whe nerate an in	n program iterrupt.	med (0), d	lisables the	watchdog	timer. The timer may	
U	CFG1.6	RF	ЪD	Reset p input o	oin disable. nly port pin	When 1 dis	sables the	reset func	tion of pin	P1.5, allow	ving it to be used as an	
U	ICFG1.5	PR	RHI	Port re:	set high. W	/hen 1, port	s reset to a	a high stat	e. When 0,	ports rese	t to a low state.	
U	ICFG1.4	BC	VC	Browno detect	Brownout voltage select. When 1, the brownout detect voltage is 2.5V. When 0, the brownout detect voltage is 3.8V. This is described in the Power Monitoring Functions section.							
U	ICFG1.3	CL	KR	Clock r taking this div	ate select. 12 CPU clo ision applie	When 0, the ocks to comp es to periphe	e CPU clo plete as in eral timing	ck rate is o the standa as well.	divided by 2 ard 80C51.	2. This res For full ba	ults in machine cycles ackward compatibility,	
U	ICFG1.2-0	FOSC2-	-FSOC0	CPU of other th	scillator typ nan those s	e select. Se shown below	ee Oscillate v should n	or section ot be usec	for additior I. They are	al informa reserved f	tion. Combinations or future use.	
		FOSC2-	-FOSC0	<u>Oscillat</u>	or Configu	ration						
		1 1	1 1	Externa	al clock inp	ut on X1 (de	efault setti	ng for an u	Inprogramr	ned part).		
		0 1	1 1	Interna	I RC oscilla	ator, 6 MHz.	For tolera	nce, see A	AC Electrica	al Characte	eristics table.	
		0 1	1 0	Low fre	quency cry	/stal, 20 kH	z to 100 kł	Ηz.				
		0 0	D 1	Mediur	n frequenc	y crystal or	resonator,	100 kHz t	o 4 MHz.			
		0 0	0 0	High fre	equency cr	ystal or reso	onator, 4 N	IHz to 20	MHz.			
											SU01477	

Figure 36. EPROM System Configuration Byte 1 (UCFG1)

COMPARATOR ELECTRICAL CHARACTERISTICS (FOR P87LPC764BD, BN, BDH, FN, FD, FDH, BD/01, BDH/01)

 V_{DD} = 3.0 V to 6.0 V unless otherwise specified; T_{amb} = 0°C to +70°C or -40°C to +85°C, unless otherwise specified

SYMPOL	DADAMETED	TEST CONDITIONS		UNIT			
STWIDOL	FARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IO}	Offset voltage comparator inputs ¹				±10	mV	
V _{CR}	Common mode range comparator inputs		0		V _{DD} -0.3	V	
CMRR	Common mode rejection ratio ¹				-50	dB	
	Response time			250	500	ns	
	Comparator enable to output valid				10	μs	
I	Input leakage current, comparator	$0 < V_{IN} < V_{DD}$			±10	μA	

NOTE:

1. This parameter is guaranteed by characterization, but not tested in production.

DC ELECTRICAL CHARACTERISTICS (FOR P87LPC764HDH)

 $V_{DD} = 4.5 \text{ V}$ to 5.5 V; $T_{amb} = -40^{\circ}\text{C}$ to +125°C.

SYMBOL	DADAMETED	TEST CONDITIONS		LIMITS		LINIT
STWDUL	FARAMETER	TEST CONDITIONS	MIN	TYP ¹	MAX	UNIT
I _{DD}	Power supply current, operating	5.0 V, 20 MHz ¹¹		15	25	mA
I _{ID}	Power supply current, Idle mode	5.0 V, 20 MHz ¹¹		6	10	mA
I _{PD}	Power supply current, Power Down mode	5.0 V ¹¹		1	10	μA
V _{RAM}	RAM keep-alive voltage		1.5			V
V _{IL}	Input low voltage (TTL input)	4.0 V < V _{DD} < 6.0 V	-0.5		0.2 V _{DD} -0.1	V
V _{IL1}	Negative going threshold (Schmitt input)		-0.5		0.3 V _{DD}	V
VIH	Input high voltage (TTL input)		0.2 V _{DD} +0.9		V _{DD} +0.5	V
V _{IH1}	Positive going threshold (Schmitt input)		0.7 V _{DD}		V _{DD} +0.5	V
HYS	Hysteresis voltage			0.2 V _{DD}		V
V _{OL}	Output low voltage all ports ^{5, 9}	I _{OL} = 3.2 mA, V _{DD} = 2.7 V			0.4	V
V _{OL1}	Output low voltage all ports ^{5, 9}	I _{OL} = 20 mA, V _{DD} = 2.7 V			1.0	V
V _{OH}	Output high voltage, all ports ³	I _{OH} = –30 μA, V _{DD} = 4.5 V	V _{DD} -0.7			V
V _{OH1}	Output high voltage, all ports ⁴	$I_{OH} = -1.0 \text{ mA}, \text{ V}_{DD} = 2.7 \text{ V}$	V _{DD} -0.7			V
C _{IO}	Input/Output pin capacitance ¹⁰				15	pF
IIL	Logical 0 input current, all ports ⁸	V _{IN} = 0.4 V			-50	μΑ
ILI	Input leakage current, all ports ⁷	$V_{IN} = V_{IL} \text{ or } V_{IH}$			±2	μA
I _{TL}	Logical 1 to 0 transition current, all ports ^{3, 6}	V_{IN} = 2.0 V at V_{DD} = 5.5 V	-150		-650	μA
R _{RST}	Internal reset pull-up resistor ¹⁴		40		225	kΩ
VBOLOW	Brownout trip voltage with BOV = 1^{12}		2.35		2.69	V
V _{BOHI}	Brownout trip voltage with BOV = 0		3.45		3.99	V
V _{REF}	Reference voltage		1.11	1.26	1.41	V
t _C (V _{REF})	Temperature coefficient			tbd		ppm/°C
SS	Supply sensitivity			tbd		%/V

NOTES:

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5 V.

2. See other Figures for details.

Active mode: $I_{CC(MAX)} = tbd$

Idle mode: $I_{CC(MAX)} = tbd$

3. Ports in quasi-bidirectional mode with weak pull-up (applies to all port pins with pull-ups). Does not apply to open drain pins.

4. Ports in PUSH-PULL mode. Does not apply to open drain pins.

5. In all output modes except high impedance mode.

Port pins source a transition current when used in quasi-bidirectional mode and externally driven from 1 to 0. This current is highest when 6. V_{IN} is approximately 2 V.

7. Measured with port in high impedance mode. Parameter is guaranteed but not tested at cold temperature.

8. Measured with port in guasi-bidirectional mode.

9. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

- Maximum IOL per port pin: 20 mA
- Maximum total IOL for all outputs: 80 mA
- Maximum total IOH for all outputs: 5 mA

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 10. Pin capacitance is characterized but not tested.
- 11. The IDD, IDD, and IPD specifications are measured using an external clock with the following functions disabled: comparators, brownout detect, and watchdog timer. For V_{DD} = 3 V, LPEP = 1. Refer to the appropriate figures on the following pages for additional current drawn by each of these functions and detailed graphs for other frequency and voltage combinations.
- 12. Devices initially operating at $V_{DD} = 2.7V$ or above and at $f_{OSC} = 10$ MHz or less are guaranteed to continue to execute instructions correctly at the brownout trip point. Initial power-on operation below $V_{DD} = 2.7$ V is not guaranteed. 13. Devices initially operating at $V_{DD} = 4.0$ V or above and at $f_{OSC} = 20$ MHz or less are guaranteed to continue to execute instructions correctly at the brownout trip point. Initial power-on operation below $V_{DD} = 2.0$ MHz or less are guaranteed to continue to execute instructions correctly at the brownout trip point. Initial power-on operation below $V_{DD} = 4.0$ V and $F_{OSC} > 10$ MHz is not guaranteed.
- 14. This internal resistor is disconnected if P1.5 is used as a general purpose input pin instead of the reset pin.

COMPARATOR ELECTRICAL CHARACTERISTICS (FOR P87LPC764HDH)

 V_{DD} = 4.5 V to 5.5 V; T_{amb} = –40°C to +125°C

SYMPOL	DADAMETED	TEST CONDITIONS		UNIT		
STWBUL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	
V _{IO}	Offset voltage comparator inputs ¹				±20	mV
V _{CR}	Common mode range comparator inputs		0		V _{DD} -0.3	V
CMRR	Common mode rejection ratio ¹				-50	dB
	Response time			250	500	ns
	Comparator enable to output valid				10	μs
IIL	Input leakage current, comparator	$0 < V_{IN} < V_{DD}$			±10	μA

NOTE:

1. This parameter is guaranteed by characterization, but not tested in production.



Figure 42. Typical ldd versus frequency (high frequency oscillator, 25°C)



Figure 43. Typical Active Idd versus frequency (external clock, 25° C, LPEP=0)



Figure 44. Typical Active Idd versus frequency (external clock, 25°C, LPEP=1)



Figure 45. Typical Idle Idd versus frequency (external clock, 25°C, LPEP=1)



Figure 46. Typical Idle Idd versus frequency (external clock, 25°C, LPEP=0)

P87LPC764

P87LPC764

Product data

