



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	H8/300H
Core Size	16-Bit
Speed	20MHz
Connectivity	SCI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	30
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df36012gfxv

Figure 11.7	Input Capture Operating Example	151
Figure 11.8	Buffer Operation Example (Input Capture)	152
Figure 11.9	PWM Mode Example (1)	153
Figure 11.10	PWM Mode Example (2)	154
Figure 11.11	Buffer Operation Example (Output Compare)	155
Figure 11.12	PWM Mode Example (TOB, TOC, and TOD = 0: initial output values are set to 0)	156
Figure 11.13	PWM Mode Example (TOB, TOC, and TOD = 1: initial output values are set to 1)	157
Figure 11.14	Count Timing for Internal Clock Source	158
Figure 11.15	Count Timing for External Clock Source	158
Figure 11.16	Output Compare Output Timing	159
Figure 11.17	Input Capture Input Signal Timing	160
Figure 11.18	Timing of Counter Clearing by Compare Match	160
Figure 11.19	Buffer Operation Timing (Compare Match)	161
Figure 11.20	Buffer Operation Timing (Input Capture)	161
Figure 11.21	Timing of IMFA to IMFD Flag Setting at Compare Match	162
Figure 11.22	Timing of IMFA to IMFD Flag Setting at Input Capture	162
Figure 11.23	Timing of Status Flag Clearing by CPU	163
Figure 11.24	Contention between TCNT Write and Clear	164
Figure 11.25	Internal Clock Switching and TCNT Operation	164
Figure 11.26	When Compare Match and Bit Manipulation Instruction to TCRW Occur at the Same Timing	165

Section 12 Watchdog Timer

Figure 12.1	Block Diagram of Watchdog Timer	167
Figure 12.2	Watchdog Timer Operation Example	171

Section 13 Serial Communication Interface 3 (SCI3)

Figure 13.1	Block Diagram of SCI3	176
Figure 13.2	Data Format in Asynchronous Communication	192
Figure 13.3	Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits)	192
Figure 13.4	Sample SCI3 Initialization Flowchart	193
Figure 13.5	Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)	194
Figure 13.6	Sample Serial Transmission Data Flowchart (Asynchronous Mode)	195
Figure 13.7	Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)	196
Figure 13.8	Sample Serial Reception Data Flowchart (Asynchronous Mode)(1)	198
Figure 13.8	Sample Serial Reception Data Flowchart (Asynchronous Mode)(2)	199

Figure 13.9	Data Format in Clocked Synchronous Communication	200
Figure 13.10	Example of SCI3 Transmission in Clocked Synchronous Mode	202
Figure 13.11	Sample Serial Transmission Flowchart (Clocked Synchronous Mode)	202
Figure 13.12	Example of SCI3 Reception in Clocked Synchronous Mode	203
Figure 13.13	Sample Serial Reception Flowchart (Clocked Synchronous Mode)	204
Figure 13.14	Sample Flowchart of Simultaneous Serial Transmit and Receive Operations (Clocked Synchronous Mode)	206
Figure 13.15	Example of Inter-Processor Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)	208
Figure 13.16	Sample Multiprocessor Serial Transmission Flowchart	209
Figure 13.17	Sample Multiprocessor Serial Reception Flowchart (1)	211
Figure 13.17	Sample Multiprocessor Serial Reception Flowchart (2)	212
Figure 13.18	Example of SCI3 Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)	213
Figure 13.19	Receive Data Sampling Timing in Asynchronous Mode	216
Section 14 A/D Converter		
Figure 14.1	Block Diagram of A/D Converter	218
Figure 14.2	A/D Conversion Timing	224
Figure 14.3	External Trigger Input Timing	225
Figure 14.4	A/D Conversion Accuracy Definitions (1)	227
Figure 14.5	A/D Conversion Accuracy Definitions (2)	227
Figure 14.6	Analog Input Circuit Example	228
Section 15 Power-On Reset and Low-Voltage Detection Circuits (Optional)		
Figure 15.1	Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuit....	230
Figure 15.2	Operational Timing of Power-On Reset Circuit	233
Figure 15.3	Operational Timing of LVDR Circuit	234
Figure 15.4	Operational Timing of LVDI Circuit	235
Figure 15.5	Timing for Operation/Release of Low-Voltage Detection Circuit	236
Section 16 Power Supply Circuit		
Figure 16.1	Power Supply Connection when Internal Step-Down Circuit is Used	237
Figure 16.2	Power Supply Connection when Internal Step-Down Circuit is Not Used	238
Section 18 Electrical Characteristics		
Figure 18.1	System Clock Input Timing	281
Figure 18.2	$\overline{\text{RES}}$ Low Width Timing	282
Figure 18.3	Input Timing	282
Figure 18.4	SCK3 Input Clock Timing	282
Figure 18.5	SCI3 Input/Output Timing in Clocked Synchronous Mode	283
Figure 18.6	Output Load Circuit	283

2.2.1 General Registers

The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally identical and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.3 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the stack.

Table 10.2 Clock Signals to Input to TCNTV and Counting Conditions

TCRV0			TCRV1	
Bit 2	Bit 1	Bit 0	Bit 0	
CKS2	CKS1	CKS0	ICKS0	Description
0	0	0	—	Clock input prohibited
		1	0	Internal clock: counts on $\phi/4$, falling edge
			1	Internal clock: counts on $\phi/8$, falling edge
	1	0	0	Internal clock: counts on $\phi/16$, falling edge
			1	Internal clock: counts on $\phi/32$, falling edge
		1	0	Internal clock: counts on $\phi/64$, falling edge
			1	Internal clock: counts on $\phi/128$, falling edge
1	0	0	—	Clock input prohibited
		1	—	External clock: counts on rising edge
	1	0	—	External clock: counts on falling edge
		1	—	External clock: counts on rising and falling edge

12.2 Register Descriptions

The watchdog timer has the following registers.

- Timer control/status register WD (TCSRWD)
- Timer counter WD (TCWD)
- Timer mode register WD (TMWD)

12.2.1 Timer Control/Status Register WD (TCSRWD)

TCSRWD performs the TCSRWD and TCWD write control. TCSRWD also controls the watchdog timer operation and indicates the operating state. TCSRWD must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

Bit	Bit Name	Initial Value	R/W	Description
7	B6WI	1	R/W	Bit 6 Write Inhibit The TCWE bit can be written only when the write value of the B6WI bit is 0. This bit is always read as 1.
6	TCWE	0	R/W	Timer Counter WD Write Enable TCWD can be written when the TCWE bit is set to 1. When writing data to this bit, the value for bit 7 must be 0.
5	B4WI	1	R/W	Bit 4 Write Inhibit The TCSRWE bit can be written only when the write value of the B4WI bit is 0. This bit is always read as 1.
4	TCSRWE	0	R/W	Timer Control/Status Register WD Write Enable The WDON and WRST bits can be written when the TCSRWE bit is set to 1. When writing data to this bit, the value for bit 5 must be 0.
3	B2WI	1	R/W	Bit 2 Write Inhibit This bit can be written to the WDON bit only when the write value of the B2WI bit is 0. This bit is always read as 1.

Clocked synchronous mode

- Data length: 8 bits
- Receive error detection: Overrun errors

Table 13.5 Examples of BRR Settings for Various Bit Rates (Clocked Synchronous Mode)
(1)

Bit Rate (bit/s)	Operating Frequency ϕ (MHz)									
	2		4		8		10		16	
	n	N	n	N	n	N	n	N	n	N
110	3	70	—	—	—	—	—	—		
250	2	124	2	249	3	124	—	—	3	249
500	1	249	2	124	2	249	—	—	3	124
1k	1	124	1	249	2	124	—	—	2	249
2.5k	0	199	1	99	1	199	1	249	2	99
5k	0	99	0	199	1	99	1	124	1	199
10k	0	49	0	99	0	199	0	249	1	99
25k	0	19	0	39	0	79	0	99	0	159
50k	0	9	0	19	0	39	0	49	0	79
100k	0	4	0	9	0	19	0	24	0	39
250k	0	1	0	3	0	7	0	9	0	15
500k	0	0*	0	1	0	3	0	4	0	7
1M			0	0*	0	1	—	—	0	3
2M					0	0*	—	—	0	1
2.5M							0	0*	—	—
4M									0	0*

Legend

Blank : No setting is available.


— : A setting is available but error occurs.

* : Continuous transfer is not possible.

13.3.9 SCI3_3 Module Control Register (SMCR)

SMCR controls the SCI3_3 and module standby function.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	—	Reserved These bits are always read as 1.
3, 2	—	All 1	—	Reserved These bits are always read as 1. When the emulator is used, these bits must be cleared to 0.
1	TXD_3	0	R/W	TXD_3 Output Select Selects the function of the P57/TXD_3 pin. 0: General I/O port 1: TXD_3 output pin
0	MSTS3_3	0	R/W	SCI3_3 Module Standby When this bit is set to 1, the SCI3_3 enters the standby state.



- [1] Read the OER flag in SSR to determine if there is an error. If an overrun error has occurred, execute overrun error processing.
- [2] Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR. When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [3] To continue serial reception, before the MSB (bit 7) of the current frame is received, reading the RDRF flag and reading RDR should be finished. When data is read from RDR, the RDRF flag is automatically cleared to 0.
- [4] If an overrun error occurs, read the OER flag in SSR, and after performing the appropriate error processing, clear the OER flag to 0. Reception cannot be resumed if the OER flag is set to 1.

Figure 13.13 Sample Serial Reception Flowchart (Clocked Synchronous Mode)

13.8.4 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI3 operates on a basic clock with a frequency of 16 times the transfer rate. In reception, the SCI3 samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 13.19. Thus, the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left\{ \left(0.5 - \frac{1}{2N} \right) - \frac{D - 0.5}{N} - (L - 0.5) F \right\} \times 100(\%)$$

... Formula (1)

[Legend\

N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5 in formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.





Figure 13.19 Receive Data Sampling Timing in Asynchronous Mode


Register Name	Reset	Active	Sleep	Subsleep	Standby	Module
PDR8	Initialized	—	—	—	—	I/O port
PDRB	Initialized	—	—	—	—	
PMR1	Initialized	—	—	—	—	
PMR5	Initialized	—	—	—	—	
PCR1	Initialized	—	—	—	—	
PCR2	Initialized	—	—	—	—	
PCR5	Initialized	—	—	—	—	
PCR7	Initialized	—	—	—	—	
PCR8	Initialized	—	—	—	—	Power-down
SYSCR1	Initialized	—	—	—	—	
SYSCR2	Initialized	—	—	—	—	
IEGR1	Initialized	—	—	—	—	Interrupts
IEGR2	Initialized	—	—	—	—	
IENR1	Initialized	—	—	—	—	
IRR1	Initialized	—	—	—	—	
IWPR	Initialized	—	—	—	—	
MSTCR1	Initialized	—	—	—	—	Power-down
MSTCR2	Initialized	—	—	—	—	

Note: — is not initialized


* WDT: Watchdog timer

(2) Power Supply Voltage and Operating Frequency Range

- $AV_{CC} = 3.3 \text{ V to } 5.5 \text{ V}$
- Active mode
- Sleep mode
(When MA2 = 0 in SYSCR2)



- $AV_{CC} = 3.3 \text{ V to } 5.5 \text{ V}$
- Active mode
- Sleep mode
(When MA2 = 1 in SYSCR2)

(3) Analog Power Supply Voltage and A/D Converter Accuracy Guarantee Range

- $V_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$
- Active mode
- Sleep mode

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Notes
				Min	Typ	Max		
Output high voltage	V_{OH}	P12 to P10, P17 to P14, P22 to P20, P57 to P50, P76 to P70, P84 to P80	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 1.5 \text{ mA}$	$V_{CC} - 1.0$	—	—	V	
			$-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 0.5$	—	—		
Output low voltage	V_{OL}	P12 to P10, P17 to P14, P22 to P20, P57 to P50, P76 to P70	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	—	—	0.6	V	
			$I_{OL} = 0.4 \text{ mA}$	—	—	0.4		
		P84 to P80	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 20.0 \text{ mA}$	—	—	1.5	V	
			$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 10.0 \text{ mA}$	—	—	1.0		
			$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	—	—	0.4		
			$I_{OL} = 0.4 \text{ mA}$	—	—	0.4		
Input/output leakage current	$ I_{IL} $	OSC1, $\overline{\text{RES}}$, $\overline{\text{NMI}}$, WKP0, WKP5, IRQ0, IRQ3, ADTRG, TRGV, TMRIV, TMCIV, FTCL, FTIOA to FTIOD, RXD, RXD_2, RXD_3*, SCK3, SCK3_2, SCK3_3*	$V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	—	—	1.0	μA	
		P12 to P10, P17 to P14, P22 to P20, P57 to P50, P76 to P70, P84 to P80	$V_{IN} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V})$	—	—	1.0	μA	
		PB3 to PB0	$V_{IN} = 0.5 \text{ V to } (AV_{CC} - 0.5 \text{ V})$	—	—	1.0	μA	
Pull-up MOS current	$-I_p$	P12 to P10, P17 to P14, P55 to P50	$V_{CC} = 5.0 \text{ V}$, $V_{IN} = 0.0 \text{ V}$	50.0	—	300.0	μA	
			$V_{CC} = 3.0 \text{ V}$, $V_{IN} = 0.0 \text{ V}$	—	60.0	—		Reference value

Table A.1 Instruction Set**1. Data transfer instructions**

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)								Operation	Condition Code						No. of States* ¹	
			#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@@aa		I							
I	H	N	Z	V	C	Normal	Advanced												
MOV	MOV.B #xx:8, Rd	B	2								#xx:8 → Rd8	—	—	↕	↕	0	—	2	
	MOV.B Rs, Rd	B		2							Rs8 → Rd8	—	—	↕	↕	0	—	2	
	MOV.B @ERs, Rd	B			2						@ERs → Rd8	—	—	↕	↕	0	—	4	
	MOV.B @(d:16, ERs), Rd	B				4					@(d:16, ERs) → Rd8	—	—	↕	↕	0	—	6	
	MOV.B @(d:24, ERs), Rd	B					8				@(d:24, ERs) → Rd8	—	—	↕	↕	0	—	10	
	MOV.B @ERs+, Rd	B					2				@ERs → Rd8 ERs32+1 → ERs32	—	—	↕	↕	0	—	6	
	MOV.B @aa:8, Rd	B						2			@aa:8 → Rd8	—	—	↕	↕	0	—	4	
	MOV.B @aa:16, Rd	B						4			@aa:16 → Rd8	—	—	↕	↕	0	—	6	
	MOV.B @aa:24, Rd	B						6			@aa:24 → Rd8	—	—	↕	↕	0	—	8	
	MOV.B Rs, @ERd	B			2						Rs8 → @ERd	—	—	↕	↕	0	—	4	
	MOV.B Rs, @(d:16, ERd)	B				4					Rs8 → @(d:16, ERd)	—	—	↕	↕	0	—	6	
	MOV.B Rs, @(d:24, ERd)	B					8				Rs8 → @(d:24, ERd)	—	—	↕	↕	0	—	10	
	MOV.B Rs, @-ERd	B					2				ERd32-1 → ERd32 Rs8 → @ERd	—	—	↕	↕	0	—	6	
	MOV.B Rs, @aa:8	B						2			Rs8 → @aa:8	—	—	↕	↕	0	—	4	
	MOV.B Rs, @aa:16	B						4			Rs8 → @aa:16	—	—	↕	↕	0	—	6	
	MOV.B Rs, @aa:24	B						6			Rs8 → @aa:24	—	—	↕	↕	0	—	8	
	MOV.W #xx:16, Rd	W	4								#xx:16 → Rd16	—	—	↕	↕	0	—	4	
	MOV.W Rs, Rd	W		2							Rs16 → Rd16	—	—	↕	↕	0	—	2	
	MOV.W @ERs, Rd	W			2						@ERs → Rd16	—	—	↕	↕	0	—	4	
	MOV.W @(d:16, ERs), Rd	W				4					@(d:16, ERs) → Rd16	—	—	↕	↕	0	—	6	
	MOV.W @(d:24, ERs), Rd	W					8				@(d:24, ERs) → Rd16	—	—	↕	↕	0	—	10	
	MOV.W @ERs+, Rd	W					2				@ERs → Rd16 ERs32+2 → @ERd32	—	—	↕	↕	0	—	6	
	MOV.W @aa:16, Rd	W						4			@aa:16 → Rd16	—	—	↕	↕	0	—	6	
	MOV.W @aa:24, Rd	W						6			@aa:24 → Rd16	—	—	↕	↕	0	—	8	
	MOV.W Rs, @ERd	W			2						Rs16 → @ERd	—	—	↕	↕	0	—	4	
	MOV.W Rs, @(d:16, ERd)	W				4					Rs16 → @(d:16, ERd)	—	—	↕	↕	0	—	6	
	MOV.W Rs, @(d:24, ERd)	W					8				Rs16 → @(d:24, ERd)	—	—	↕	↕	0	—	10	

2. Arithmetic instructions

Mnemonic		Operand Size	Addressing Mode and Instruction Length (bytes)									Operation	Condition Code						No. of States* ¹	
			#xx	Rn	@ERn	@ (d, ERn)	@-ERn@ERn+	@aa	@ (d, PC)	@@aa	I									
													I	H	N	Z	V	C	Normal	Advanced
ADD	ADD.B #xx:8, Rd	B	2								Rd8+#xx:8 → Rd8	—	↓	↓	↓	↓	↓	2		
	ADD.B Rs, Rd	B		2							Rd8+Rs8 → Rd8	—	↓	↓	↓	↓	↓	2		
	ADD.W #xx:16, Rd	W	4								Rd16+#xx:16 → Rd16	—	(1)	↓	↓	↓	↓	4		
	ADD.W Rs, Rd	W		2							Rd16+Rs16 → Rd16	—	(1)	↓	↓	↓	↓	2		
	ADD.L #xx:32, ERd	L	6								ERd32+#xx:32 → ERd32	—	(2)	↓	↓	↓	↓	6		
	ADD.L ERs, ERd	L		2							ERd32+ERs32 → ERd32	—	(2)	↓	↓	↓	↓	2		
ADDX	ADDX.B #xx:8, Rd	B	2								Rd8+#xx:8 +C → Rd8	—	↓	↓	(3)	↓	↓	2		
	ADDX.B Rs, Rd	B		2							Rd8+Rs8 +C → Rd8	—	↓	↓	(3)	↓	↓	2		
ADDS	ADDS.L #1, ERd	L		2							ERd32+1 → ERd32	—	—	—	—	—	—	2		
	ADDS.L #2, ERd	L		2							ERd32+2 → ERd32	—	—	—	—	—	—	2		
	ADDS.L #4, ERd	L		2							ERd32+4 → ERd32	—	—	—	—	—	—	2		
INC	INC.B Rd	B		2							Rd8+1 → Rd8	—	—	↓	↓	↓	—	2		
	INC.W #1, Rd	W		2							Rd16+1 → Rd16	—	—	↓	↓	↓	—	2		
	INC.W #2, Rd	W		2							Rd16+2 → Rd16	—	—	↓	↓	↓	—	2		
	INC.L #1, ERd	L		2							ERd32+1 → ERd32	—	—	↓	↓	↓	—	2		
	INC.L #2, ERd	L		2							ERd32+2 → ERd32	—	—	↓	↓	↓	—	2		
DAA	DAA Rd	B		2							Rd8 decimal adjust → Rd8	—	*	↓	↓	*	—	2		
SUB	SUB.B Rs, Rd	B		2							Rd8-Rs8 → Rd8	—	↓	↓	↓	↓	↓	2		
	SUB.W #xx:16, Rd	W	4								Rd16-#xx:16 → Rd16	—	(1)	↓	↓	↓	↓	4		
	SUB.W Rs, Rd	W		2							Rd16-Rs16 → Rd16	—	(1)	↓	↓	↓	↓	2		
	SUB.L #xx:32, ERd	L	6								ERd32-#xx:32 → ERd32	—	(2)	↓	↓	↓	↓	6		
	SUB.L ERs, ERd	L		2							ERd32-ERs32 → ERd32	—	(2)	↓	↓	↓	↓	2		
SUBX	SUBX.B #xx:8, Rd	B	2								Rd8-#xx:8-C → Rd8	—	↓	↓	(3)	↓	↓	2		
	SUBX.B Rs, Rd	B		2							Rd8-Rs8-C → Rd8	—	↓	↓	(3)	↓	↓	2		
SUBS	SUBS.L #1, ERd	L		2							ERd32-1 → ERd32	—	—	—	—	—	—	2		
	SUBS.L #2, ERd	L		2							ERd32-2 → ERd32	—	—	—	—	—	—	2		
	SUBS.L #4, ERd	L		2							ERd32-4 → ERd32	—	—	—	—	—	—	2		
DEC	DEC.B Rd	B		2							Rd8-1 → Rd8	—	—	↓	↓	↓	—	2		
	DEC.W #1, Rd	W		2							Rd16-1 → Rd16	—	—	↓	↓	↓	—	2		
	DEC.W #2, Rd	W		2							Rd16-2 → Rd16	—	—	↓	↓	↓	—	2		




Figure B.13 Port 5 Block Diagram (P54 to P50)




Figure D.1 FP-64E Package Dimensions

