

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	H8/300H
Core Size	16-Bit
Speed	20MHz
Connectivity	SCI
Peripherals	LVD, POR, PWM, WDT
Number of I/O	30
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 75°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df36024gfpv

9.3.2	Port Control Register 5 (PCR5).....	104
9.3.3	Port Data Register 5 (PDR5)	105
9.3.4	Port Pull-Up Control Register 5 (PUCR5).....	105
9.3.5	Pin Functions	106
9.4	Port 7.....	108
9.4.1	Port Control Register 7 (PCR7).....	109
9.4.2	Port Data Register 7 (PDR7)	109
9.4.3	Pin Functions	110
9.5	Port 8.....	112
9.5.1	Port Control Register 8 (PCR8).....	112
9.5.2	Port Data Register 8 (PDR8)	113
9.5.3	Pin Functions	113
9.6	Port B.....	115
9.6.1	Port Data Register B (PDRB).....	116
Section 10 Timer V		117
10.1	Features.....	117
10.2	Input/Output Pins.....	119
10.3	Register Descriptions.....	119
10.3.1	Timer Counter V (TCNTV).....	119
10.3.2	Time Constant Registers A and B (TCORA, TCORB)	120
10.3.3	Timer Control Register V0 (TCRV0).....	121
10.3.4	Timer Control/Status Register V (TCSR V).....	123
10.3.5	Timer Control Register V1 (TCRV1).....	125
10.4	Operation	126
10.4.1	Timer V Operation.....	126
10.5	Timer V Application Examples	130
10.5.1	Pulse Output with Arbitrary Duty Cycle.....	130
10.5.2	Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input	131
10.6	Usage Notes	132
Section 11 Timer W.....		135
11.1	Features.....	135
11.2	Input/Output Pins.....	138
11.3	Register Descriptions.....	138
11.3.1	Timer Mode Register W (TMRW)	139
11.3.2	Timer Control Register W (TCRW)	140
11.3.3	Timer Interrupt Enable Register W (TIERW)	141
11.3.4	Timer Status Register W (TSRW)	142
11.3.5	Timer I/O Control Register 0 (TIOR0).....	144

Figure 11.7	Input Capture Operating Example	151
Figure 11.8	Buffer Operation Example (Input Capture)	152
Figure 11.9	PWM Mode Example (1)	153
Figure 11.10	PWM Mode Example (2)	154
Figure 11.11	Buffer Operation Example (Output Compare)	155
Figure 11.12	PWM Mode Example (TOB, TOC, and TOD = 0: initial output values are set to 0)	156
Figure 11.13	PWM Mode Example (TOB, TOC, and TOD = 1: initial output values are set to 1)	157
Figure 11.14	Count Timing for Internal Clock Source	158
Figure 11.15	Count Timing for External Clock Source	158
Figure 11.16	Output Compare Output Timing	159
Figure 11.17	Input Capture Input Signal Timing	160
Figure 11.18	Timing of Counter Clearing by Compare Match	160
Figure 11.19	Buffer Operation Timing (Compare Match)	161
Figure 11.20	Buffer Operation Timing (Input Capture)	161
Figure 11.21	Timing of IMFA to IMFD Flag Setting at Compare Match	162
Figure 11.22	Timing of IMFA to IMFD Flag Setting at Input Capture	162
Figure 11.23	Timing of Status Flag Clearing by CPU	163
Figure 11.24	Contention between TCNT Write and Clear	164
Figure 11.25	Internal Clock Switching and TCNT Operation	164
Figure 11.26	When Compare Match and Bit Manipulation Instruction to TCRW Occur at the Same Timing	165

Section 12 Watchdog Timer

Figure 12.1	Block Diagram of Watchdog Timer	167
Figure 12.2	Watchdog Timer Operation Example	171

Section 13 Serial Communication Interface 3 (SCI3)

Figure 13.1	Block Diagram of SCI3	176
Figure 13.2	Data Format in Asynchronous Communication	192
Figure 13.3	Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits)	192
Figure 13.4	Sample SCI3 Initialization Flowchart	193
Figure 13.5	Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)	194
Figure 13.6	Sample Serial Transmission Data Flowchart (Asynchronous Mode)	195
Figure 13.7	Example of SCI3 Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)	196
Figure 13.8	Sample Serial Reception Data Flowchart (Asynchronous Mode)(1)	198
Figure 13.8	Sample Serial Reception Data Flowchart (Asynchronous Mode)(2)	199

Tables

Section 1 Overview

Table 1.1	Pin Functions	6
-----------	---------------------	---

Section 2 CPU

Table 2.1	Operation Notation	19
Table 2.2	Data Transfer Instructions.....	20
Table 2.3	Arithmetic Operations Instructions (1)	21
Table 2.3	Arithmetic Operations Instructions (2)	22
Table 2.4	Logic Operations Instructions.....	22
Table 2.5	Shift Instructions.....	23
Table 2.6	Bit Manipulation Instructions (1).....	24
Table 2.6	Bit Manipulation Instructions (2).....	25
Table 2.7	Branch Instructions.....	26
Table 2.8	System Control Instructions.....	27
Table 2.9	Block Data Transfer Instructions	28
Table 2.10	Addressing Modes	30
Table 2.11	Absolute Address Access Ranges.....	32
Table 2.12	Effective Address Calculation (1).....	33
Table 2.12	Effective Address Calculation (2).....	34

Section 3 Exception Handling

Table 3.1	Exception Sources and Vector Address	45
Table 3.2	Interrupt Wait States	56

Section 4 Address Break

Table 4.1	Access and Data Bus Used	61
-----------	--------------------------------	----

Section 5 Clock Pulse Generators

Table 5.1	Crystal Resonator Parameters	66
-----------	------------------------------------	----

Section 6 Power-Down Modes

Table 6.1	Operating Frequency and Waiting Time.....	70
Table 6.2	Transition Mode after SLEEP Instruction Execution and Interrupt Handling	74
Table 6.3	Internal State in Each Operating Mode.....	74

Section 7 ROM

Table 7.1	Setting Programming Modes	82
Table 7.2	Boot Mode Operation	84
Table 7.3	System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible	85

2.1 Address Space and Memory Map

The address space of this LSI is 64 kbytes, which includes the program area and the data area. Figures 2.1 show the memory maps.




Figure 2.1 Memory Map (1)

2.5 Addressing Modes and Effective Address Calculation

The following describes the H8/300H CPU. In this LSI, the upper eight bits are ignored in the generated 24-bit address, so the effective address is 16 bits.

2.5.1 Addressing Modes

The H8/300H CPU supports the eight addressing modes listed in table 2.10. Each instruction uses a subset of these addressing modes. Addressing modes that can be used differ depending on the instruction. For details, refer to Appendix A.4, Combinations of Instructions and Addressing Modes.

Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or the absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.10 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@ @aa:8

3.5 Usage Notes

3.5.1 Interrupts after Reset

If an interrupt is accepted after a reset and before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: `MOV.W #xx: 16, SP`).

3.5.2 Notes on Stack Area Use

When word data is accessed, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use `PUSH Rn` (`MOV.W Rn, @-SP`) or `POP Rn` (`MOV.W @SP+, Rn`) to save or restore register values.

3.5.3 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins, $\overline{\text{IRQ3}}$, $\overline{\text{IRQ0}}$, and $\overline{\text{WKP5}}$ to $\overline{\text{WKP0}}$, the interrupt request flag may be set to 1.

Figure 3.4 shows a port mode register setting and interrupt request flag clearing procedure.

When switching a pin function, mask the interrupt before setting the bit in the port mode register. After accessing the port mode register, execute at least one instruction (e.g., `NOP`), then clear the interrupt request flag from 1 to 0.





Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure

Table 7.2 Boot Mode Operation

Item	Host Operation	Communication Contents	LSI Operation
	Processing Contents		Processing Contents
Boot mode initiation			Branches to boot program at reset-start. 
Bit rate adjustment	Continuously transmits data H'00 at specified bit rate. ↓ Transmits data H'55 when data H'00 is received error-free.	H'00, H'00 . . . H'00 ↓ H'00 ↓ H'55	- Measures low-level period of receive data H'00. - Calculates bit rate and sets BRR in SCI3. - Transmits data H'00 to host as adjustment end indication. ↓ H'55 reception.
Flash memory erase	↓ Boot program erase error ↓ H'AA reception	H'FF ↓ H'AA	Checks flash memory data, erases all flash memory blocks in case of written data existing, and transmits data H'AA to host. (If erase could not be done, transmits data H'FF to host and aborts operation.) ↓
Transfer of number of bytes of programming control program	Transmits number of bytes (N) of programming control program to be transferred as 2-byte data (low-order byte following high-order byte) ↓ Transmits 1-byte of programming control program (repeated for N times) ↓ H'AA reception	Upper bytes, lower bytes Echoback ↓ H'XX Echoback ↓ H'AA	Echobacks the 2-byte data received to host. ↓ Echobacks received data to host and also transfers it to RAM. (repeated for N times) ↓ Transmits data H'AA to host.
			↓ Branches to programming control program transferred to on-chip RAM and starts execution.

9.3.1 Port Mode Register 5 (PMR5)

PMR5 switches the functions of pins in port 5.

Bit	Bit Name	Initial Value	R/W	Description
7	POF57	0	R/W	P57 Pin Function Switch 0: General I/O port 1: NMOS open-drain output
6	POF56	0	R/W	P56 Pin Function Switch 0: General I/O port 1: NMOS open-drain output
5	WKP5	0	R/W	P55/ $\overline{\text{WKP5}}$ /ADTRG Pin Function Switch Selects whether pin P55/ $\overline{\text{WKP5}}$ /ADTRG is used as P55 or as $\overline{\text{WKP5}}$ /ADTRG input. 0: General I/O port 1: $\overline{\text{WKP5}}$ /ADTRG input pin
4	WKP4	0	R/W	P54/ $\overline{\text{WKP4}}$ Pin Function Switch Selects whether pin P54/ $\overline{\text{WKP4}}$ is used as P54 or as $\overline{\text{WKP4}}$. 0: General I/O port 1: $\overline{\text{WKP4}}$ input pin
3	WKP3	0	R/W	P53/ $\overline{\text{WKP3}}$ Pin Function Switch Selects whether pin P53/ $\overline{\text{WKP3}}$ is used as P53 or as $\overline{\text{WKP3}}$. 0: General I/O port 1: $\overline{\text{WKP3}}$ input pin
2	WKP2	0	R/W	P52/ $\overline{\text{WKP2}}$ Pin Function Switch Selects whether pin P52/ $\overline{\text{WKP2}}$ is used as P52 or as $\overline{\text{WKP2}}$. 0: General I/O port 1: $\overline{\text{WKP2}}$ input pin
1	WKP1	0	R/W	P51/ $\overline{\text{WKP1}}$ Pin Function Switch Selects whether pin P51/ $\overline{\text{WKP1}}$ is used as P51 or as $\overline{\text{WKP1}}$. 0: General I/O port 1: $\overline{\text{WKP1}}$ input pin

9.5.2 Port Data Register 8 (PDR8)

PDR8 is a general I/O port data register of port 8.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 0	—	Reserved
4	P84	0	R/W	PDR8 stores output data for port 8 pins.
3	P83	0	R/W	If PDR8 is read while PCR8 bits are set to 1, the value stored in PDR8 is read. If PDR8 is read while PCR8 bits are cleared to 0, the pin states are read regardless of the value stored in PDR8.
2	P82	0	R/W	
1	P81	0	R/W	
0	P80	0	R/W	

9.5.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P84/FTIOD pin

Register	TIOR1			PCR8	Pin Function
Bit Name	IOD2	IOD1	IOD0	PCR84	
Setting Value	0	0	0	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pin
	0	0	1	X	FTIOD output pin
	0	1	X	X	FTIOD output pin
	1	X	X	0	P84 input/FTIOD input pin
				1	P84 output/FTIOD input pin

Legend X: Don't care.




Figure 10.5 CMFA and CMFB Set Timing




Figure 10.6 TMOV Output Timing




Figure 10.7 Clear Timing by Compare Match

Periodic counting operation can be performed when GRA is set as an output compare register and bit CCLR in TCRW is set to 1. When the count matches GRA, TCNT is cleared to H'0000, the IMFA flag in TSRW is set to 1. If the corresponding IMIEA bit in TIERW is set to 1, an interrupt request is generated. TCNT continues counting from H'0000. Figure 11.3 shows periodic counting.




Figure 11.3 Periodic Counter Operation

By setting a general register as an output compare register, compare match A, B, C, or D can cause the output at the FTIOA, FTIOB, FTIOC, or FTIOD pin to output 0, output 1, or toggle. Figure 11.4 shows an example of 0 and 1 output when TCNT operates as a free-running counter, 1 output is selected for compare match A, and 0 output is selected for compare match B. When signal is already at the selected output level, the signal level does not change at compare match.




Figure 11.4 0 and 1 Output Example (TOA = 0, TOB = 1)

11.4.2 PWM Operation

In PWM mode, PWM waveforms are generated by using GRA as the period register and GRB, GRC, and GRD as duty registers. PWM waveforms are output from the FTIOB, FTIOC, and FTIOD pins. Up to three-phase PWM waveforms can be output. In PWM mode, a general register functions as an output compare register automatically. The output level of each pin depends on the corresponding timer output level set bit (TOB, TOC, and TOD) in TCRW. When TOB is 1, the FTIOB output goes to 1 at compare match A and to 0 at compare match B. When TOB is 0, the FTIOB output goes to 0 at compare match A and to 1 at compare match B. Thus the compare match output level settings in TIOR0 and TIOR1 are ignored for the output pin set to PWM mode. If the same value is set in the cycle register and the duty register, the output does not change when a compare match occurs.

Figure 11.9 shows an example of operation in PWM mode. The output signals go to 1 and TCNT is cleared at compare match A, and the output signals go to 0 at compare match B, C, and D (TOB, TOC, and TOD = 1: initial output values are set to 1).




Figure 11.9 PWM Mode Example (1)




Figure 11.13 PWM Mode Example
(TOB, TOC, and TOD = 1: initial output values are set to 1)

13.4 Operation in Asynchronous Mode

Figure 13.2 shows the general format for asynchronous serial communication. One character (or frame) consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 13.2 Data Format in Asynchronous Communication

13.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK3 pin can be selected as the SCI3's serial clock, according to the setting of the COM bit in SMR and the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCK3 pin, the clock frequency should be 16 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 13.3.






Figure 13.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode)(Example with 8-Bit Data, Parity, Two Stop Bits)



(a) When data does not match this receiver's ID




(b) When data matches this receiver's ID

**Figure 13.18 Example of SCI3 Reception Using Multiprocessor Format
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**


Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min	Typ	Max		
RES pin low width	t_{REL}	RES	At power-on and in modes other than those below	t_{rc}	—	—	ms	Figure 18.2
			In active mode and sleep mode operation	200	—	—	ns	
Input pin high width	t_{IH}	NMI, $\overline{IRQ0}$, $\overline{IRQ3}$, $\overline{WKP0}$ to $\overline{WKP5}$, TMCIV, TMRIV, TRGV, $\overline{ADTRG}$, FTCl, FTIOA to FTIOD		2	—	—	t_{cyc}	Figure 18.3
Input pin low width	t_{IL}	NMI, $\overline{IRQ0}$, $\overline{IRQ3}$, $\overline{WKP0}$ to $\overline{WKP5}$, TMCIV, TMRIV, TRGV, $\overline{ADTRG}$, FTCl, FTIOA to FTIOD		2	—	—	t_{cyc}	

- Notes: 1. When an external clock is input, the minimum system clock oscillator frequency is 1.0 MHz.
2. Determined by MA2 to MA0 in system control register 2 (SYSCR2).

(2) Power Supply Voltage and Operating Frequency Range



- $AV_{CC} = 3.0$ V to 5.5 V
- Active mode
- Sleep mode
(When MA2 = 0 in SYSCR2)




- $AV_{CC} = 3.0$ V to 5.5 V
- Active mode
- Sleep mode
(When MA2 = 1 in SYSCR2)

Table 18.12 Serial Interface (SCI3) Timing

$V_{CC} = 2.7\text{ V to }5.5\text{ V}$, $V_{SS} = 0.0\text{ V}$, $T_a = -20^{\circ}\text{C to }+75^{\circ}\text{C}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Reference Figure
				Min	Typ	Max		
Input clock cycle	Asynchronous	t_{Scyc}	SCK3, SCK3_2,	4	—	—	t_{cyc}	Figure 18.4
	Clocked synchronous		SCK3_3*	6	—	—	t_{cyc}	
Input clock pulse width	t_{SCKW}	SCK3, SCK3_2, SCK3_3*		0.4	—	0.6	t_{Scyc}	
Transmit data delay time (clocked synchronous)	t_{TXD}	TXD, TXD_2, TXD_3*	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	—	—	1	t_{cyc}	Figure 18.5
				—	—	1	t_{cyc}	
Receive data setup time (clocked synchronous)	t_{RXS}	RXD, RXD_2, RXD_3*	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	50.0	—	—	ns	
				100.0	—	—	ns	
Receive data hold time (clocked synchronous)	t_{RXH}	RXD, RXD_2, RXD_3*	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	50.0	—	—	ns	
				100.0	—	—	ns	

Note: * The SCK3_3, RXD_3, and TXD_3 pins are not available in the H8/36014.

**Figure B.14 Port 7 Block Diagram (P76)**

H8/36024Group, H8/36014Group Hardware Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0025-0400