



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30620fcpgp-u7c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

		Product	Dookogo	(User R	al ROM OM Area ck A, Block 1)		al ROM a, Block 1)	Operating Ambient
		Code	Package	Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	Temperature
Flash	T Version	В	Lead-	100	0°C to 60°C	100	0°C to 60°C	-40°C to 85°C
memory	V Version	1	included					-40°C to 125°C
Version	T Version	B7		1,000		10,000	-40°C to 85°C	-40°C to 85°C
	V Version	1				•	-40°C to 125°C	-40°C to 125°C
	T Version	U	Lead-free	100		100	0°C to 60°C	-40°C to 85°C
	V Version							-40°C to 125°C
	T Version	U7		1,000		10,000	-40°C to 85°C	-40°C to 85°C
	V Version					•	-40°C to 125°C	-40°C to 125°C

Table 1.9 Product Code of Flash Memory version for M16C/62PT




Figure 1.5 Marking Diagram of Flash Memory version for M16C/62PT (Top View)

**Table 1.15** Pin Characteristics for 80-Pin Package (1)

Pin No.	Control Pin		Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_5			CLK4	ANEX0	
2		P9_4		TB4IN		DA1	
3		P9_3		TB3IN		DA0	
4		P9_2		TB2IN	SOUT3		
5		P9_0		TB0IN	CLK3		
6	CNVSS (BYTE)						
7	XCIN	P8_7					
8	XCOUT	P8_6					
9	RESET						
10	XOUT						
11	VSS						
12	XIN						
13	VCC1		<b> </b>				
14		P8_5	NMI				
15		P8_4	ĪNT2	ZP			
16		P8_3	ĪNT1				
17		P8_2	ĪNT0				
18		P8_1		TA4IN			
19		P8_0		TA4OUT			
20		P7_7		TA3IN			
21		P7_6		TA3OUT			
22		P7_1		TA0IN/TB5IN	RXD2/SCL2		
23		P7_0		TA0OUT	TXD2/SDA2		
24		P6_7			TXD1/SDA1		
25		P6_6			RXD1/SCL1		
26		P6_5			CLK1		
27		P6_4			CTS1/RTS1/CTS0/CLKS1		
28		P6_3			TXD0/SDA0		
29		P6_2			RXD0/SCL0		
30		P6_1			CLK0		
31		P6_0			CTS0/RTS0		
32		P5_7					CLKOUT
33		P5_6					
34		P5_5					
35		P5_4					
36		P5_3					
37		P5_2					
38		P5_1					
39		P5_0					
40							
		P4_3					
41		P4_2					
42		P4_1					
43		P4_0					
44		P3_7					
45		P3_6					
46		P3_5					
47		P3_4					
48		P3_3					
49		P3_2				1	
50		P3_1		1			
50		J_	j	<u>I</u>		j	1

### 1.6 Pin Description

Table 1.17 Pin Description (100-pin and 128-pin Version) (1)

Signal Name	Pin Name	I/O Type	Power Supply <sup>(3)</sup>	Description
Power supply input	VCC1,VCC2 VSS	I	-	Apply 2.7 to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSS pin. The VCC apply condition is that VCC1 ≥ VCC2. (1, 2)
Analog power supply input	AVCC AVSS	I	VCC1	Applies the power supply for the A/D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	VCC1	The microcomputer is in a reset state when applying "L" to the this pin.
CNVSS	CNVSS	I	VCC1	Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in microprocessor mode.
External data bus width select input	BYTE	I	VCC1	Switches the data bus in external memory space. The data bus is 16 bits long when the this pin is held "L" and 8 bits long when the this pin is held "H". Set it to either one. Connect this pin to VSS when an single-chip mode.
Bus control pins (4)	D0 to D7	I/O	VCC2	Inputs and outputs data (D0 to D7) when these pins are set as the separate bus.
	D8 to D15	1/0	VCC2	Inputs and outputs data (D8 to D15) when external 16-bit data bus is set as the separate bus.
	A0 to A19	0	VCC2	Output address bits (A0 to A19).
	A0/D0 to A7/D7	I/O	VCC2	Input and output data (D0 to D7) and output address bits (A0 to A7) by timesharing when external 8-bit data bus are set as the multiplexed bus.
	A1/D0 to A8/D7	I/O	VCC2	Input and output data (D0 to D7) and output address bits (A1 to A8) by timesharing when external 16-bit data bus are set as the multiplexed bus.
	CS0 to CS3	0	VCC2	Output $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ signals. $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ are chip-select signals to specify an external space.
	WRL/WR WRH/BHE RD	0	VCC2	Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or BHE and WR can be switched by program.  • WRL, WRH and RD are selected The WRL signal becomes "L" by writing data to an even address in an external memory space.
				The WRH signal becomes "L" by writing data to an odd address in an external memory space.  The RD pin signal becomes "L" by reading data in an external
				memory space.  • WR, BHE and RD are selected The WR signal becomes "L" by writing data in an external memory space. The RD signal becomes "L" by reading data in an external memory space. The BHE signal becomes "L" by accessing an odd address. Select WR, BHE and RD for an external 8-bit data bus.
	ALE	0	VCC2	ALE is a signal to latch the address.
	HOLD	I	VCC2	While the HOLD pin is held "L", the microcomputer is placed in a hold state.
	HLDA	0	VCC2	In a hold state, HLDA outputs a "L" signal.
	RDY	I	VCC2	While applying a "L" signal to the RDY pin, the microcomputer is placed in a wait state.

I : Input O : Output I/O : Input and output

Power Supply: Power supplies which relate to the external bus pins are separated as VCC2, thus they can be interfaced using the different voltage as VCC1.

- 1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.
- 2. In M16C/62PT, apply 4.0 to 5.5 V to the VCC1 and VCC2 pins. Also the apply condition is that VCC1 = VCC2.
- 3. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.
- 4. Bus control pins in M16C/62PT cannot be used.



Pin Description (100-pin and 128-pin Version) (2) **Table 1.18** 

Signal Name	Pin Name	I/O Typo	Power Supply <sup>(1)</sup>	Description
Main clock	VINI	Туре	VCC1	I/O nine for the main clock generation sireuit. Connect a connect
input	XIN	-		I/O pins for the main clock generation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT <sup>(3)</sup> . To use
Main clock output	XOUT	0	VCC1	the external clock, input the clock from XIN and leave XOUT open
Sub clock input	XCIN	I	VCC1	I/O pins for a sub clock oscillation circuit. Connect a crystal
Sub clock output	XCOUT	0	VCC1	oscillator between XCIN and XCOUT $^{(3)}$ . To use the external clock, input the clock from XCIN and leave XCOUT open.
BCLK output (2)	BCLK	0	VCC2	Outputs the BCLK signal.
Clock output	CLKOUT	0	VCC2	The clock of the same cycle as fC, f8, or f32 is outputted.
INT interrupt	INT0 to INT2	I	VCC1	Input pins for the INT interrupt.
input	NT3 to INT5	ı	VCC2	
NMI interrupt input	NMI	ļ	VCC1	Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register.
Key input interrupt input	KI0 to KI3	I	VCC1	Input pins for the key input interrupt.
Timer A	TA0OUT to TA4OUT	I/O	VCC1	These are timer A0 to timer A4 I/O pins. (however, output of TA0OUT for the N-channel open drain output.)
	TA0IN to TA4IN	_	VCC1	These are timer A0 to timer A4 input pins.
	ZP		VCC1	Input pin for the Z-phase.
Timer B	TB0IN to TB5IN	_	VCC1	These are timer B0 to timer B5 input pins.
Three-phase motor control output	$U, \overline{U}, V, \overline{V}, W, \overline{W}$	0	VCC1	These are Three-phase motor control output pins.
Serial interface	CTS0 to	I	VCC1	These are send control input pins.
	RTS0 to	0	VCC1	These are receive control output pins.
	CLK0 to CLK4	I/O	VCC1	These are transfer clock I/O pins.
	RXD0 to RXD2	-	VCC1	These are serial data input pins.
	SIN3, SIN4	ı		These are serial data input pins.
	TXD0 to TXD2	0	VCC1	These are serial data output pins. (however, output of TXD2 for the N-channel open drain output.)
	SOUT3, SOUT4	0	VCC1	These are serial data output pins.
	CLKS1	0	VCC1	This is output pin for transfer clock output from multiple pins function.
I <sup>2</sup> C mode	SDA0 to SDA2	I/O	VCC1	These are serial data I/O pins. (however, output of SDA2 for the N-channel open drain output.)
	SCL0 to SCL2	I/O	VCC1	These are transfer clock I/O pins. (however, output of SCL2 for the N-channel open drain output.)

I : Input O : Output I/O : Input and output

- 1. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.
- 2. This pin function in M16C/62PT cannot be used.
- 3. Ask the oscillator maker the oscillation characteristic.



#### **Special Function Register (SFR)** 4.

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.6 list the SFR information.

Table 4.1 SFR Information (1) (1)

0005h         Processor Mode Register 1         PM1         00           0006h         System Clock Control Register 0         CM0         01           0007h         System Clock Control Register 1         CM1         00           0008h         Chip Select Control Register (6)         CSR         00           0009h         Address Match Interrupt Enable Register         AIER         XX           000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0X           000Dh         000Eh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	After Reset  00000000b(CNVSS pin is "L") 0000011b(CNVSS pin is "H") 0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b Xh 0XXXXXXb(4)
0001h         0002h           0003h         0004h           0004h         Processor Mode Register 0 (2)           0005h         Processor Mode Register 1           0006h         System Clock Control Register 0           0007h         System Clock Control Register 1           0008h         Chip Select Control Register (6)           0009h         Address Match Interrupt Enable Register           000Ah         Protect Register           000Bh         Data Bank Register (6)           000Ch         Oscillation Stop Detection Register (3)           000Ch         Oscillation Stop Detection Register (3)           000Bh         Watchdog Timer Start Register           000Fh         Watchdog Timer Control Register           000Fh         Watchdog Timer Control Register           0010h         Address Match Interrupt Register 0	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0002h         0003h           0004h         Processor Mode Register 0 (2)         PM0         00           0005h         Processor Mode Register 1         PM1         00           0006h         System Clock Control Register 0         CM0         01           0007h         System Clock Control Register 1         CM1         00           0008h         Chip Select Control Register (6)         CSR         00           0009h         Address Match Interrupt Enable Register         AIER         XX           000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         03           000Dh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0003h         Processor Mode Register 0 (2)         PM0         00           0004h         Processor Mode Register 1         PM1         00           0005h         Processor Mode Register 1         PM1         00           0006h         System Clock Control Register 0         CM0         01           0007h         System Clock Control Register 1         CM1         00           0008h         Chip Select Control Register (6)         CSR         00           0009h         Address Match Interrupt Enable Register         AIER         XX           000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0X           000Dh         Wolden Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0004h         Processor Mode Register 0 (2)         PM0         00           0005h         Processor Mode Register 1         PM1         00           0006h         System Clock Control Register 0         CM0         01           0007h         System Clock Control Register 1         CM1         00           0008h         Chip Select Control Register (6)         CSR         00           0009h         Address Match Interrupt Enable Register         AIER         XX           000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0X           000Dh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0005h         Processor Mode Register 1         PM1         00           0006h         System Clock Control Register 0         CM0         01           0007h         System Clock Control Register 1         CM1         00           0008h         Chip Select Control Register (6)         CSR         00           0009h         Address Match Interrupt Enable Register         AIER         XX           000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0X           000Bh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0005h         Processor Mode Register 1         PM1         00           0006h         System Clock Control Register 0         CM0         01           0007h         System Clock Control Register 1         CM1         00           0008h         Chip Select Control Register (b)         CSR         00           0009h         Address Match Interrupt Enable Register         AIER         XX           000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (b)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0X           000Dh         000Eh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0006h         System Clock Control Register 0         CM0         01           0007h         System Clock Control Register 1         CM1         00           0008h         Chip Select Control Register (6)         CSR         00           0009h         Address Match Interrupt Enable Register         AIER         X           000Ah         Protect Register         PRCR         X           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         00           000Dh         Watchdog Timer Start Register         WDTS         X           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	0100000b 0000001b XXXXX00b X000000b 0h X000000b
0007h         System Clock Control Register 1         CM1         00           0008h         Chip Select Control Register (6)         CSR         00           0009h         Address Match Interrupt Enable Register         AIER         XX           000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0X           000Dh         000Dh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	0100000b 0000001b XXXXX00b X000000b 0h X000000b
0008h         Chip Select Control Register (6)         CSR         00           0009h         Address Match Interrupt Enable Register         AIER         XX           000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0X           000Dh         000Dh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	0000001b XXXXX00b X000000b 0h X000000b
0009h         Address Match Interrupt Enable Register         AIER         XX           000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0X           000Dh         000Dh         Wolfs         XX           000Fh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	XXXXX00b X000000b 0h X000000b
000Ah         Protect Register         PRCR         XX           000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0X           000Dh         000Eh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         0X           0010h         Address Match Interrupt Register 0         RMAD0         0X	X000000b 0h X000000b Xh
000Bh         Data Bank Register (6)         DBR         00           000Ch         Oscillation Stop Detection Register (3)         CM2         0)           000Dh         000Eh         Watchdog Timer Start Register         WDTS         X3           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	0h X000000b Xh
000Ch         Oscillation Stop Detection Register (3)         CM2         0)           000Dh         000Eh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	X000000b Xh
000Dh         000Eh         WDTS         XX           000Eh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	Xh
000Eh         Watchdog Timer Start Register         WDTS         XX           000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	
000Fh         Watchdog Timer Control Register         WDC         00           0010h         Address Match Interrupt Register 0         RMAD0         00	
0010h Address Match Interrupt Register 0 RMAD0 00	
	0h
	0h
0013h	Ol-
	0h
	0h
	0h
0017h	
0018h	
	0001000b
	0h
	0h
001Ch PLL Control Register 0 PLC0 00	001X010b
001Dh	
001Eh Processor Mode Register 2 PM2 XX	XX00000b
	0h
	Xh
	Xh
	Xh
0023h	7.11
	Xh
	Xh
	Xh
0027h	<u> </u>
	Vh
	Xh
	Xh
002Ah 002Bh	
1002Bh	
	0000X00b
002Ch DMA0 Control Register DM0CON 00	
002Ch         DMA0 Control Register         DM0CON         00           002Dh         Image: Control Register         Image: Control Register	
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Eh	
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Fh         002Fh	
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Fh         002Fh           002Fh         0030h         DMA1 Source Pointer         SAR1         XX	Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Fh         0030h           0030h         DMA1 Source Pointer         SAR1         XX           0031h         XX         XX	Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Fh         0030h           0030h         DMA1 Source Pointer         SAR1         XX           0031h         XX         XX	
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Fh         0030h           0030h         DMA1 Source Pointer         SAR1         XX           0031h         XX         XX	Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         00         00           002Eh         002Fh         00           0030h         DMA1 Source Pointer         SAR1         XX           0031h         0032h         XX           0033h         XX         XX           0033h         XX         XX	Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Eh         002Eh         003Eh         003Eh         003Eh         003Bh         0031h         0031h         0031h         0032Eh         XX         XX <t< td=""><td>Xh Xh</td></t<>	Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Fh         002Fh         0030h         0030h         0030h         0031h         0031h         0032h         0032h         0032h         0033h         0034h         0034h         0034h         0034h         0034h         0034h         0035h	Xh Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Fh         0030h         0030h         0030h         0030h         0031h         XX	Xh Xh Xh Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Fh         0030h         0030h         0030h         0030h         XX           0031h         0032h         XX         XX         XX         XX           0033h         0034h         DMA1 Destination Pointer         DAR1         XX           0035h         0036h         XX         XX           0037h         XX         XX         XX	Xh Xh Xh Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Eh           002Fh         0030h         DMA1 Source Pointer         SAR1         XX           0031h         0032h         XX         XX           0033h         0034h         DMA1 Destination Pointer         DAR1         XX           0036h         XX         XX         XX           0037h         0038h         DMA1 Transfer Counter         TCR1         XX	Xh Xh Xh Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Eh           002Fh         0030h         0031h         XX           0031h         XX         XX           0032h         XX         XX           0033h         XX         XX           0034h         DMA1 Destination Pointer         DAR1         XX           0035h         XX         XX           0037h         XX         XX           0038h         DMA1 Transfer Counter         TCR1         XX           XX         XX         XX	Xh Xh Xh Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Eh           002Fh         0030h         0030h         0031h         XX           0031h         0032h         XX         XX           0032h         0034h         XX         XX           0035h         0036h         XX         XX           0037h         0038h         DMA1 Transfer Counter         TCR1         XX           0038h         003Ah         XX         XX	Xh Xh Xh Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         002Eh         0030h         0030h         0030h         0030h         0031h         0031h         0031h         0032h         0032h         0032h         0033h         0033h         0034h         0034h         0034h         0035h         0036h         0036h         0038h	Xh Xh Xh Xh Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Fh         0030h         0030h         0030h         0030h         0030h         SAR1         XX           0031h         0032h         XX         XX         XX         XX         XX           0033h         DMA1 Destination Pointer         DAR1         XX         X	Xh Xh Xh Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Eh         0030h         0030h         0030h         0030h         0030h         0030h         XX	Xh Xh Xh Xh Xh Xh
002Ch         DMA0 Control Register         DM0CON         00           002Dh         002Eh         002Fh         0030h         0030h         DMA1 Source Pointer         SAR1         XX           0031h         0032h         XX         XX         XX         XX           0033h         DMA1 Destination Pointer         DAR1         XX	Xh Xh Xh Xh Xh Xh

- The blank areas are reserved and cannot be accessed by users.
- 2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.

  3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.

  4. The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.

  5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

  6. This register in M16C/62PT cannot be used.

  X: Nothing is mapped to this bit



Table 4.6 SFR Information (6) (1)

Address	Register	Symbol	After Reset
03C0h	A/D Register 0	AD0	XXh
03C1h	112 112gi2121 1	1.24	XXh
03C2h	A/D Register 1	AD1	XXh
03C3h	11-11-g-11-11		XXh
03C4h	A/D Register 2	AD2	XXh
03C5h	7.15 (togistis) 2	7.52	XXh
03C6h	A/D Register 3	AD3	XXh
03C7h	1.1g	1.24	XXh
03C8h	A/D Register 4	AD4	XXh
03C9h	The stage of the s		XXh
03CAh	A/D Register 5	AD5	XXh
03CBh	, vo regioter o	7.20	XXh
03CCh	A/D Register 6	AD6	XXh
03CDh	, vo regions. o	7.20	XXh
03CEh	A/D Register 7	AD7	XXh
03CFh	7 V D Trogistion 7	7.51	XXh
03D0h			7001
03D1h			
03D2h			
03D2h			
03D3H	A/D Control Register 2	ADCON2	00h
03D4H	77D Control Register 2	ADCONZ	3011
03D5h	A/D Control Register 0	ADCON0	00000XXXb
03D6h	A/D Control Register 1	ADCON0 ADCON1	00h
03D7h 03D8h	D/A Register 0	DA0	00h
03D6H	D/A Register 0	DAU	0011
03D9h 03DAh	D/A Pagister 1	I DA4	004
03DAn 03DBh	D/A Register 1	DA1	00h
	D/A Control Boniston	DACON	001-
03DCh	D/A Control Register	DACON	00h
03DDh	D (D(10) (1) (2)	10011	100000000000000000000000000000000000000
03DEh	Port P14 Control Register (3)	PC14	XX00XXXXb
03DFh	Pull-Up Control Register 3 (3)	PUR3	00h
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00X00000b
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h	Port P11 Register (3)	P11	XXh
03F6h	Port P10 Direction Register	PD10	00h
03F7h	Port P11 Direction Register (3)	PD11	00h
03F8h	Port P12 Register (3)	P12	XXh
03F9h	Port P13 Register (3)	P13	XXh
03FAh	Port P12 Direction Register (3)	PD12	00h
03FBh	Port P13 Direction Register (3)	PD13	00h
03FCh	Pull-Up Control Register 0	PUR0	00h
		PUR1	00000000b (2)
03FDh	Pull-Up Control Register 1	1 01(1	
	Pull-Up Control Register 1  Pull-Up Control Register 2	PUR2	00000010b (2)

- 1. The blank areas are reserved and cannot be accessed by users.
- At hardware reset 1 or hardware reset 2, the register is as follows:
   "00000000b" where "L" is inputted to the CNVSS pin
   "00000010b" where "H" is inputted to the CNVSS pin

  - At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:

    - "00000000b" where the PM01 to PM00 bits in the PM0 register are "00b" (single-chip mode).
       "00000010b" where the PM01 to PM00 bits in the PM0 register are "01b" (memory expansion mode) or "11b" (microprocessor mode).
- 3. These registers do not exist in M16C/62P (80-pin version), and M16C/62PT (80-pin version).
- X : Nothing is mapped to this bit



# 5. Electrical Characteristics

# 5.1 Electrical Characteristics (M16C/62P)

Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage		Vcc1=AVcc	-0.3 to 6.5	V
VCC2	Supply Voltage		Vcc2	-0.3 to Vcc1+0.1	V
AVcc	Analog Supply V	/oltage	Vcc1=AVcc	-0.3 to 6.5	V
Vı	Input Voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN		-0.3 to Vcc1+0.3 <sup>(1)</sup>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 <sup>(1)</sup>	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT		-0.3 to Vcc1+0.3 <sup>(1)</sup>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 <sup>(1)</sup>	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation	on	–40°C <topr≤85°c< td=""><td>300</td><td>mW</td></topr≤85°c<>	300	mW
Topr	Operating Ambient	When the Microcomputer is Operating		-20 to 85 / -40 to 85	°C
	Temperature	Flash Program Erase		0 to 60	
Tstg	Storage Temper	rature		-65 to 150	°C

#### NOTES:

1. There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.


Recommended Operating Conditions (2) (1) Table 5.3

Cumbal	Parameter		Unit			
Symbol	Falameter			Тур.	Max.	Unit
f(XIN)	Main Clock Input Oscillation Frequency (2)	VCC1=3.0V to 5.5V	0		16	MHz
		VCC1=2.7V to 3.0V	0		20×Vcc1 -44	MHz
f(XCIN)	Sub-Clock Oscillation Frequency		32.768	50	kHz	
f(Ring)	On-chip Oscillation Frequency		0.5	1	2	MHz
f(PLL)	PLL Clock Oscillation Frequency (2)	VCC1=3.0V to 5.5V	10		24	MHz
		VCC1=2.7V to 3.0V	10		46.67×Vcc1 -116	MHz
f(BCLK)	CPU Operation Clock		0		24	MHz
tsu(PLL)	PLL Frequency Synthesizer Stabilization	VCC1=5.5V			20	ms
İ	Wait Time	VCC1=3.0V			50	ms

### NOTES:

- 1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to  $85^{\circ}C$  / -40 to  $85^{\circ}C$  unless otherwise specified.
- 2. Relationship between main clock oscillation frequency, and supply voltage.

#### Main clock input oscillation frequency



### PLL clock oscillation frequency




Table 5.4 A/D Conversion Characteristics (1)

Symbol	Parame	tor		Measuring Condition		Unit		
Symbol	Faiaille	lei				Тур.	Max.	Offic
-	Resolution		VREF=V	/CC1			10	Bits
INL	Integral Non-Linearity Error	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
			VREF= VCC1= 3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
				External operation amp connection mode			±7	LSB
		8bit	VREF=V	/cc1=5V, 3.3V			±2	LSB
=	Absolute Accuracy	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
			VREF= VCC1 =3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
				External operation amp connection mode			±7	LSB
		8bit	VREF=VCC1=5V, 3.3V				±2	LSB
-	Tolerance Level Impeda	ance				3		kΩ
DNL	Differential Non-Linearit	y Error					±1	LSB
-	Offset Error						±3	LSB
_	Gain Error						±3	LSB
RLADDER	Ladder Resistance		VREF=V	/cc1	10		40	kΩ
tconv	10-bit Conversion Time, Available	•	VREF=V	/cc1=5V, φAD=12MHz	2.75			μS
tconv	8-bit Conversion Time, S Available	Sample & Hold	VREF=V	/cc1=5V, φAD=12MHz	2.33			μS
tsamp	Sampling Time				0.25			μS
VREF	Reference Voltage				2.0		Vcc1	V
VIA	Analog Input Voltage				0		VREF	V

- 1. Referenced to Vcc1=AVcc=VREF=3.3 to 5.5V, Vss=AVss=0V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.
- 2. If Vcc1 > Vcc2, do not use AN0\_0 to AN0\_7 and AN2\_0 to AN2\_7 as analog input pins.
- 3. φAD frequency must be 12 MHz or less. And divide the fAD if Vcc1 is less than 4.0V, and φAD frequency into 10 MHz or less.
- When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 3.
   When sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 3.

**Table 5.11** Electrical Characteristics (1) (1)

	Deservator				Sta	I lait		
Symbol		Parameter		Measuring Condition	Min.	Тур.	Max.	Unit
Vон	HIGH Output Voltage <sup>(3)</sup>	P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOH=-5mA	Vcc1-2.0		Vcc1	V
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5 0 to P5 7,	IOH=-5mA (2)	Vcc2-2.0		Vcc2	V
Vон	HIGH Output Voltage <sup>(3)</sup>	P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1		ΟΗ=-200μΑ	Vcc1-0.3		Vcc1	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		IOH=-200μA <sup>(2)</sup>	Vcc2-0.3		Vcc2	V
Vон	HIGH Outpu	t Voltage XOUT	HIGHPOWER	IOH=-1mA	Vcc1-2.0		Vcc1	V
			LOWPOWER	IOH=-0.5mA	Vcc1-2.0		VCC1	v
	HIGH Outpu	t Voltage XCOUT	HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		ľ
Vol	LOW Output Voltage (3)	P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOL=5mA			2.0	\ \
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5_0 to P5_7,	IOL=5mA (2)			2.0	V
Vol	LOW Output Voltage (3)	P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOL=200μA			0.45	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		IOL=200μA (2)			0.45	V
Vol	LOW Output	Voltage XOUT	HIGHPOWER	IOL=1mA			2.0	V
			LOWPOWER	IOL=0.5mA			2.0	V
	LOW Output	Voltage XCOUT	HIGHPOWER	With no load applied		0		V
			LOWPOWER	With no load applied		0		v
VT+-VT-	Hysteresis	HOLD, RDY, TAOIN to TA4II INTO to INT5, NMI, ADTRG, TAOOUT to TA4OUT, KIO to SCLO to SCL2, SDAO to SDA	CTS0 to CTS2, CLK0 to CLK4, KI3, RXD0 to RXD2,		0.2		1.0	V
VT+-VT-	Hysteresis	RESET			0.2		2.5	V
lін	HIGH Input Current (3)		12_7, P13_0 to P13_7,	VI=5V			5.0	μА
lı∟	LOW Input Current (3)		P6_0 to P6_7, P7_0 to P7_7, P10_0 to P10_7, P10_0 to P10_7, P10_7, P13_0 to P13_7,	VI=0V			-5.0	μА
RPULLUP	Pull-Up Resistance (3)	P0_0 to P0_7, P1_0 to P1_7, P4_0 to P4_7, P5_0 to P5_7	, P2_0 to P2_7, P3_0 to P3_7, , P6_0 to P6_7, P7_2 to P7_7, P9_0 to P9_7, P10_0 to P10_7,	VI=0V	30	50	170	kΩ
RfXIN	Feedback Ro	esistance XIN				1.5		МΩ
RfXCIN		esistance XCIN				15		MΩ
				At stop mode			<b></b>	V

- NOTES: 1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at  $T_{opr}$  = -20 to 85°C / -40 to 85°C, f(BCLK)=24MHz unless otherwise
  - specified.

    2. Where the product is used at Vcc1 = 5 V and Vcc2 = 3 V, refer to the 3 V version value for the pin specified value on Vcc2 port
  - 3. There is no external connections for port P1 $\_0$  to P1 $\_7$ , P4 $\_4$  to P4 $\_7$ , P7 $\_2$  to P7 $\_5$  and P9 $\_1$  in 80-pin version.

# Vcc1=Vcc2=5V

### **Timing Requirements**

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.13 External Clock Input (XIN input) (1)

Symbol	Parameter	Stan	Unit	
Symbol	Faianietei	Min.	Max.	Offic
tc	External Clock Input Cycle Time	62.5		ns
tw(H)	External Clock Input HIGH Pulse Width	25		ns
tw(L)	External Clock Input LOW Pulse Width	25		ns
tr	External Clock Rise Time		15	ns
tf	External Clock Fall Time		15	ns

#### NOTES:

1. The condition is Vcc1=Vcc2=3.0 to 5.0V.

Table 5.14 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Star	ndard	Unit
Symbol	Faiametei	Min.	Min. Max.	Offic
tac1(RD-DB)	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data Input Access Time (for setting with wait)		(NOTE 2)	ns
tac3(RD-DB)	Data Input Access Time (when accessing multiplex bus area)		(NOTE 3)	ns
tsu(DB-RD)	Data Input Setup Time	40		ns
tsu(RDY-BCLK)	RDY Input Setup Time	30		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	40		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns

#### NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5x10^9}{f(BCLK)} - 45[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 45[ns] \qquad \text{n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

Page 50 of 96

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 45[ns] \qquad \text{n is "2" for 2-wait setting, "3" for 3-wait setting.}$$

### **Timing Requirements**

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to  $85^{\circ}$ C / -40 to  $85^{\circ}$ C unless otherwise specified)

Table 5.15 Timer A Input (Counter Input in Event Counter Mode)

Symbol Parameter	Darameter	Standard		Unit
	Falanielei	Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	100		ns
tw(TAH)	TAilN Input HIGH Pulse Width	40		ns
tw(TAL)	TAilN Input LOW Pulse Width	40		ns

### Table 5.16 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	dard	Unit
Syrribor	Farameter	Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	400		ns
tw(TAH)	TAilN Input HIGH Pulse Width	200		ns
tw(TAL)	TAilN Input LOW Pulse Width	200		ns

### Table 5.17 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Farameter	Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	200		ns
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

### Table 5.18 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Faranteter	Min.	Max.	Offic
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

### Table 5.19 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Linit
	Faidilletei	Min.	Max.	Unit ns ns ns
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

### Table 5.20 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
	Falanielei	Min. Max.	Offic	
tc(TA)	TAilN Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	200		ns






Figure 5.4 Timing Diagram (2)




Figure 5.8 Timing Diagram (6)

### **Timing Requirements**

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to  $85^{\circ}$ C / -40 to  $85^{\circ}$ C unless otherwise specified)

Table 5.34 Timer A Input (Counter Input in Event Counter Mode)

Symbol Parameter	Darameter	Standard		Unit
	Falanielei	Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	150		ns
tw(TAH)	TAilN Input HIGH Pulse Width	60		ns
tw(TAL)	TAilN Input LOW Pulse Width	60		ns

### Table 5.35 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	andard	Unit
Symbol	raianetei	Min.	Max.	
tc(TA)	TAilN Input Cycle Time	600		ns
tw(TAH)	TAilN Input HIGH Pulse Width	300		ns
tw(TAL)	TAilN Input LOW Pulse Width	300		ns

### Table 5.36 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	300		ns
tw(TAH)	TAilN Input HIGH Pulse Width	150		ns
tw(TAL)	TAilN Input LOW Pulse Width	150		ns

### Table 5.37 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Cumbal	Parameter	Stan	andard Max.	Unit
Symbol	Farameter	Min.	Max.	Offit
tw(TAH)	TAilN Input HIGH Pulse Width	150		ns
tw(TAL)	TAilN Input LOW Pulse Width	150		ns

### Table 5.38 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Linit
	Faidilletei	Min.	Max.	Unit ns ns ns
tc(UP)	TAiOUT Input Cycle Time	3000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1500		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1500		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	600		ns
th(TIN-UP)	TAiOUT Input Hold Time	600		ns

### Table 5.39 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol Parameter -	Parameter	Standard	Unit	
	Min.	Max.		
tc(TA)	TAilN Input Cycle Time	2		μS
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	500		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	500		ns






Figure 5.19 Timing Diagram (7)

# 5.2 Electrical Characteristics (M16C/62PT)

Table 5.49 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage		Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
AVcc	Analog Supply V	'oltage	Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
Vı	Input Voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN		-0.3 to Vcc1+0.3 (1)	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 <sup>(1)</sup>	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT		-0.3 to Vcc1+0.3 <sup>(1)</sup>	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 <sup>(1)</sup>	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation	on	-40°C <topr≤85°c< td=""><td>300</td><td>mW</td></topr≤85°c<>	300	mW
		·		200	TIIVV
Topr	Operating Ambient	When the Microcomputer is Operating		-40 to 85 / -40 to 125	°C
	Temperature	Flash Program Erase		0 to 60	
Tstg	Storage Temper	ature		-65 to 150	°C

- 1. There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.
- 2. T version = -40 to 85 °C, V version = -40 to 125 °C.

### **Timing Requirements**

(VCC1 = VCC2 = 5V, Vss = 0V, at  $T_{opr}$  = -40 to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)

Table 5.60 Timer A Input (Counter Input in Event Counter Mode)

Symbol Parameter	Parameter	Stan	ndard	Unit
	Min.	Max.	Offic	
tc(TA)	TAilN Input Cycle Time	100		ns
tw(TAH)	TAilN Input HIGH Pulse Width	40		ns
tw(TAL)	TAilN Input LOW Pulse Width	40		ns

### Table 5.61 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	ndard	Unit
Symbol	raidilletei	Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	400		ns
tw(TAH)	TAilN Input HIGH Pulse Width	200		ns
tw(TAL)	TAilN Input LOW Pulse Width	200		ns

### Table 5.62 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	Standard	Unit
Symbol	Symbol	Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	200		ns
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

### Table 5.63 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Darameter	Stan	dard	Unit
Symbol	Parameter	Min.	Max.	Offic
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

### Table 5.64 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	ndard	Unit
Symbol	1 draniciei	Min.	Max.	Offic
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

### Table 5.65 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard Min. Max.	Unit	
	Falanielei			
tc(TA)	TAilN Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	200		ns



### **Timing Requirements**

(VCC1 = VCC2 = 5V, Vss = 0V, at  $T_{opr}$  = -40 to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)

Table 5.66 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Star	dard	Unit
Symbol	Falanielei	Min.	Max.	]
tc(TB)	TBilN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBilN Input HIGH Pulse Width (counted on one edge)	40		ns
tw(TBL)	TBilN Input LOW Pulse Width (counted on one edge)	40		ns
tc(TB)	TBilN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBilN Input HIGH Pulse Width (counted on both edges)	80		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	80		ns

### Table 5.67 Timer B Input (Pulse Period Measurement Mode)

Symbol Parameter	Doromotor	Stan	ndard	Unit
	Min.	Max.	Unit	
tc(TB)	TBilN Input Cycle Time	400		ns
tw(TBH)	TBilN Input HIGH Pulse Width	200		ns
tw(TBL)	TBilN Input LOW Pulse Width	200		ns

### Table 5.68 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
	Falanielei	Min.	Max.	Offic
tc(TB)	TBilN Input Cycle Time	400		ns
tw(TBH)	TBilN Input HIGH Pulse Width	200		ns
tw(TBL)	TBilN Input LOW Pulse Width	200		ns

### Table 5.69 A/D Trigger Input

Symbol	Parameter	Stan	Standard	Unit
	Falanielei	Min. Max.	Offic	
tc(AD)	ADTRG Input Cycle Time	1000		ns
tw(ADL)	ADTRG input LOW Pulse Width	125		ns

### Table 5.70 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(CK)	CLKi Input Cycle Time	200		ns
tw(CKH)	CLKi Input HIGH Pulse Width	100		ns
tw(CKL)	CLKi Input LOW Pulse Width	100		ns
td(C-Q)	TXDi Output Delay Time		80	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	70		ns
th(C-D)	RXDi Input Hold Time	90		ns

### Table 5.71 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tw(INH)	INTi Input HIGH Pulse Width	250		ns
tw(INL)	INTi Input LOW Pulse Width	250		ns