



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30620fcpgp-u9c

1.3 Block Diagram

Figure 1.1 is a M16C/62P Group (M16C/62P, M16C/62PT) 128-pin and 100-pin version Block Diagram, Figure 1.2 is a M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version Block Diagram.




Figure 1.1 M16C/62P Group (M16C/62P, M16C/62PT) 128-pin and 100-pin version Block Diagram

1.5 Pin Configuration

Figures 1.6 to 1.9 show the Pin Configuration (Top View).




Figure 1.6 Pin Configuration (Top View)

Table 1.11 Pin Characteristics for 128-Pin Package (2)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51		P5_6					ALE
52		P5_5					HOLD
53		P5_4					HLDA
54		P13_3					
55		P13_2					
56		P13_1					
57		P13_0					
58		P5_3					BCLK
59		P5_2					RD
60		P5_1					WRH/BHE
61		P5_0					WRL/WR
62		P12_7					
63		P12_6					
64		P12_5					
65		P4_7					CS3
66		P4_6					CS2
67		P4_5					CS1
68		P4_4					CS0
69		P4_3					A19
70		P4_2					A18
71		P4_1					A17
72		P4_0					A16
73		P3_7					A15
74		P3_6					A14
75		P3_5					A13
76		P3_4					A12
77		P3_3					A11
78		P3_2					A10
79		P3_1					A9
80		P12_4					
81		P12_3					
82		P12_2					
83		P12_1					
84		P12_0					
85	VCC2						
86		P3_0					A8(/-/D7)
87	VSS						
88		P2_7				AN2_7	A7(/D7/D6)
89		P2_6				AN2_6	A6(/D6/D5)
90		P2_5				AN2_5	A5(/D5/D4)
91		P2_4				AN2_4	A4(/D4/D3)
92		P2_3				AN2_3	A3(/D3/D2)
93		P2_2				AN2_2	A2(/D2/D1)
94		P2_1				AN2_1	A1(/D1/D0)
95		P2_0				AN2_0	A0(/D0/-)
96		P1_7	INT5				D15
97		P1_6	INT4				D14
98		P1_5	INT3				D13
99		P1_4					D12
100		P1_3					D11


**Figure 1.8 Pin Configuration (Top View)**

Table 1.15 Pin Characteristics for 80-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_5			CLK4	ANEX0	
2		P9_4		TB4IN		DA1	
3		P9_3		TB3IN		DA0	
4		P9_2		TB2IN	SOUT3		
5		P9_0		TB0IN	CLK3		
6	CNVSS (BYTE)						
7	XCIN	P8_7					
8	XCOUT	P8_6					
9	RESET						
10	XOUT						
11	VSS						
12	XIN						
13	VCC1						
14		P8_5	NMI				
15		P8_4	INT2	ZP			
16		P8_3	INT1				
17		P8_2	INT0				
18		P8_1		TA4IN			
19		P8_0		TA4OUT			
20		P7_7		TA3IN			
21		P7_6		TA3OUT			
22		P7_1		TA0IN/TB5IN	RXD2/SCL2		
23		P7_0		TA0OUT	TXD2/SDA2		
24		P6_7			TXD1/SDA1		
25		P6_6			RXD1/SCL1		
26		P6_5			CLK1		
27		P6_4			CTS1/RTS1/CTS0/CLKS1		
28		P6_3			TXD0/SDA0		
29		P6_2			RXD0/SCL0		
30		P6_1			CLK0		
31		P6_0			CTS0/RTS0		
32		P5_7					CLKOUT
33		P5_6					
34		P5_5					
35		P5_4					
36		P5_3					
37		P5_2					
38		P5_1					
39		P5_0					
40		P4_3					
41		P4_2					
42		P4_1					
43		P4_0					
44		P3_7					
45		P3_6					
46		P3_5					
47		P3_4					
48		P3_3					
49		P3_2					
50		P3_1					

Table 1.18 Pin Description (100-pin and 128-pin Version) (2)

Signal Name	Pin Name	I/O Type	Power Supply ⁽¹⁾	Description
Main clock input	XIN	I	VCC1	I/O pins for the main clock generation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT ⁽³⁾ . To use the external clock, input the clock from XIN and leave XOUT open.
Main clock output	XOUT	O	VCC1	
Sub clock input	XCIN	I	VCC1	I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT ⁽³⁾ . To use the external clock, input the clock from XCIN and leave XCOUT open.
Sub clock output	XCOUT	O	VCC1	
BCLK output ⁽²⁾	BCLK	O	VCC2	Outputs the BCLK signal.
Clock output	CLKOUT	O	VCC2	The clock of the same cycle as fC, f8, or f32 is outputted.
INT interrupt input	INT0 to INT2	I	VCC1	Input pins for the INT interrupt.
	NT3 to INT5	I	VCC2	
NMI interrupt input	NMI	I	VCC1	Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register.
Key input interrupt input	KI0 to KI3	I	VCC1	Input pins for the key input interrupt.
Timer A	TA0OUT to TA4OUT	I/O	VCC1	These are timer A0 to timer A4 I/O pins. (however, output of TA0OUT for the N-channel open drain output.)
	TA0IN to TA4IN	I	VCC1	These are timer A0 to timer A4 input pins.
	ZP	I	VCC1	Input pin for the Z-phase.
Timer B	TB0IN to TB5IN	I	VCC1	These are timer B0 to timer B5 input pins.
Three-phase motor control output	U, \bar{U} , V, \bar{V} , W, \bar{W}	O	VCC1	These are Three-phase motor control output pins.
Serial interface	CTS0 to CTS2	I	VCC1	These are send control input pins.
	RTS0 to RTS2	O	VCC1	These are receive control output pins.
	CLK0 to CLK4	I/O	VCC1	These are transfer clock I/O pins.
	RXD0 to RXD2	I	VCC1	These are serial data input pins.
	SIN3, SIN4	I	VCC1	These are serial data input pins.
	TXD0 to TXD2	O	VCC1	These are serial data output pins. (however, output of TXD2 for the N-channel open drain output.)
	SOUT3, SOUT4	O	VCC1	These are serial data output pins.
I ² C mode	CLKS1	O	VCC1	This is output pin for transfer clock output from multiple pins function.
	SDA0 to SDA2	I/O	VCC1	These are serial data I/O pins. (however, output of SDA2 for the N-channel open drain output.)
	SCL0 to SCL2	I/O	VCC1	These are transfer clock I/O pins. (however, output of SCL2 for the N-channel open drain output.)

I : Input O : Output I/O : Input and output

NOTES:

- When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.
- This pin function in M16C/62PT cannot be used.
- Ask the oscillator maker the oscillation characteristic.

Table 1.20 Pin Description (80-pin Version) (1) ⁽¹⁾

Signal Name	Pin Name	I/O Type	Power Supply	Description
Power supply input	VCC1, VSS	I	–	Apply 2.7 to 5.5 V to the VCC1 pin and 0 V to the VSS pin. ^(1, 2)
Analog power supply input	AVCC AVSS	I	VCC1	Applies the power supply for the A/D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	VCC1	The microcomputer is in a reset state when applying “L” to the this pin.
CNVSS	CNVSS (BYTE)	I	VCC1	Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in microprocessor mode. As for the BYTE pin of the 80-pin versions, pull-up processing is performed within the microcomputer.
Main clock input	XIN	I	VCC1	I/O pins for the main clock generation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT ⁽³⁾ . To use the external clock, input the clock from XIN and leave XOUT open.
Main clock output	XOUT	O	VCC1	
Sub clock input	XCIN	I	VCC1	I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT ⁽³⁾ . To use the external clock, input the clock from XCIN and leave XCOUT open.
Sub clock output	XCOUT	O	VCC1	
Clock output	CLKOUT	O	VCC2	The clock of the same cycle as fC, f8, or f32 is outputted.
INT interrupt input	INT0 to INT2	I	VCC1	Input pins for the INT interrupt.
NMI interrupt input	NMI	I	VCC1	Input pin for the NMI interrupt.
Key input interrupt input	KI0 to KI3	I	VCC1	Input pins for the key input interrupt.
Timer A	TA0OUT, TA3OUT, TA4OUT	I/O	VCC1	These are Timer A0, Timer A3 and Timer A4 I/O pins. (however, output of TA0OUT for the N-channel open drain output.)
	TA0IN, TA3IN, TA4IN	I	VCC1	These are Timer A0, Timer A3 and Timer A4 input pins.
	ZP	I	VCC1	Input pin for the Z-phase.
Timer B	TB0IN, TB2IN to TB5IN	I	VCC1	These are Timer B0, Timer B2 to Timer B5 input pins.
Serial interface	CTS0 to CTS1	I	VCC1	These are send control input pins.
	RTS0 to RTS1	O	VCC1	These are receive control output pins.
	CLK0, CLK1, CLK3, CLK4	I/O	VCC1	These are transfer clock I/O pins.
	RXD0 to RXD2	I	VCC1	These are serial data input pins.
	SIN4	I	VCC1	This is serial data input pin.
	TXD0 to TXD2	O	VCC1	These are serial data output pins. (however, output of TXD2 for the N-channel open drain output.)
	SOUT3, SOUT4	O	VCC1	These are serial data output pins.
I ² C mode	CLKS1	O	VCC1	This is output pin for transfer clock output from multiple pins function.
	SDA0 to SDA2	I/O	VCC1	These are serial data I/O pins. (however, output of SDA2 for the N-channel open drain output.)
	SCL0 to SCL2	I/O	VCC1	These are transfer clock I/O pins. (however, output of SCL2 for the N-channel open drain output.)

I : Input O : Output I/O : Input and output

NOTES:

1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.
2. In M16C/62PT, apply 4.0 to 5.5 V to the VCC1 pin.
3. Ask the oscillator maker the oscillation characteristic.

3. Memory

Figure 3.1 is a Memory Map of the M16C/62P group. The address space extends the 1M bytes from address 00000h to FFFFFh.

The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 64-Kbyte internal ROM is allocated to the addresses from F0000h to FFFFFh.

As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 10-Kbyte internal RAM is allocated to the addresses from 00400h to 02BFFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to the **M16C/60 and M16C/20 Series Software Manual**.

In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users. Use M16C/62P (80-pin version) and M16C/62PT in single-chip mode. The memory expansion and microprocessor modes cannot be used




Figure 3.1 Memory Map

4. Special Function Register (SFR)

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.6 list the SFR information.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 (2)	PM0	0000000b(CNVSS pin is "L") 0000001b(CNVSS pin is "H")
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Chip Select Control Register (6)	CSR	00000001b
0009h	Address Match Interrupt Enable Register	AIER	XXXXXX00b
000Ah	Protect Register	PRCR	XX000000b
000Bh	Data Bank Register (6)	DBR	00h
000Ch	Oscillation Stop Detection Register (3)	CM2	0X000000b
000Dh			
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XXXXXXXXb (4)
0010h	Address Match Interrupt Register 0	RMAD0	00h 00h X0h
0011h			
0012h			
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h 00h X0h
0015h			
0016h			
0017h			
0018h			
0019h	Voltage Detection Register 1 (5, 6)	VCR1	00001000b
001Ah	Voltage Detection Register 2 (5, 6)	VCR2	00h
001Bh	Chip Select Expansion Control Register (6)	CSE	00h
001Ch	PLL Control Register 0	PLC0	0001X010b
001Dh			
001Eh	Processor Mode Register 2	PM2	XXX00000b
001Fh	Low Voltage Detection Interrupt Register (6)	D4INT	00h
0020h	DMA0 Source Pointer	SAR0	XXh XXh XXh
0021h			
0022h			
0023h			
0024h	DMA0 Destination Pointer	DAR0	XXh XXh XXh
0025h			
0026h			
0027h			
0028h	DMA0 Transfer Counter	TCR0	XXh XXh
0029h			
002Ah			
002Bh			
002Ch	DMA0 Control Register	DM0CON	00000X00b
002Dh			
002Eh			
002Fh			
0030h	DMA1 Source Pointer	SAR1	XXh XXh XXh
0031h			
0032h			
0033h			
0034h	DMA1 Destination Pointer	DAR1	XXh XXh XXh
0035h			
0036h			
0037h			
0038h	DMA1 Transfer Counter	TCR1	XXh XXh
0039h			
003Ah			
003Bh			
003Ch	DMA1 Control Register	DM1CON	00000X00b
003Dh			
003Eh			
003Fh			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.
4. The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.
5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.
6. This register in M16C/62PT cannot be used.

X : Nothing is mapped to this bit

Table 5.2 Recommended Operating Conditions (1) ⁽¹⁾

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
Vcc1, Vcc2	Supply Voltage ($V_{CC1} \geq V_{CC2}$)	2.7	5.0	5.5	V
AVcc	Analog Supply Voltage		Vcc1		V
Vss	Supply Voltage		0		V
AVss	Analog Supply Voltage		0		V
VIH	HIGH Input Voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0.8Vcc2		Vcc2 V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0.8Vcc2		Vcc2 V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input during memory expansion and microprocessor mode)	0.5Vcc2		Vcc2 V
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0.8Vcc1		Vcc1 V
		P7_0, P7_1	0.8Vcc1	6.5	V
VIL	LOW Input Voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0		0.2Vcc2 V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0		0.2Vcc2 V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input during memory expansion and microprocessor mode)	0		0.16Vcc2 V
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0		0.2Vcc V
IOH(peak)	HIGH Peak Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			-10.0 mA
IOH(avg)	HIGH Average Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			-5.0 mA
IOL(peak)	LOW Peak Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			10.0 mA
IOL(avg)	LOW Average Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			5.0 mA

NOTES:

1. Referenced to $V_{CC1} = V_{CC2} = 2.7$ to $5.5V$ at $T_{opr} = -20$ to 85°C / -40 to 85°C unless otherwise specified.
2. The Average Output Current is the mean value within 100ms.
3. The total $IO_{L(peak)}$ for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be 80mA max. The total $IO_{L(peak)}$ for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total $IO_{H(peak)}$ for ports P0, P1, and P2 must be -40mA max. The total $IO_{H(peak)}$ for ports P3, P4, P5, P12, and P13 must be -40mA max. The total $IO_{H(peak)}$ for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total $IO_{H(peak)}$ for ports P8_6, P8_7, P9, P10, P14_0, and P14_1 must be -40mA max. Set Average Output Current to 1/2 of peak. The total $IO_{H(peak)}$ for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.
4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Table 5.4 A/D Conversion Characteristics⁽¹⁾

Symbol	Parameter		Measuring Condition	Standard			Unit	
				Min.	Typ.	Max.		
-	Resolution		V _{REF} =V _{CC1}			10	Bits	
INL	Integral Non-Linearity Error	10bit	V _{REF} =V _{CC1} =5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
			External operation amp connection mode			±7	LSB	
			V _{REF} =V _{CC1} =3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
			External operation amp connection mode			±7	LSB	
		8bit	V _{REF} =V _{CC1} =5V, 3.3V			±2	LSB	
-	Absolute Accuracy	10bit	V _{REF} =V _{CC1} =5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
			External operation amp connection mode			±7	LSB	
			V _{REF} =V _{CC1} =3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
			External operation amp connection mode			±7	LSB	
		8bit	V _{REF} =V _{CC1} =5V, 3.3V			±2	LSB	
-	Tolerance Level Impedance				3		kΩ	
DNL	Differential Non-Linearity Error					±1	LSB	
-	Offset Error					±3	LSB	
-	Gain Error					±3	LSB	
R _{LADDER}	Ladder Resistance		V _{REF} =V _{CC1}	10		40	kΩ	
t _{CONV}	10-bit Conversion Time, Sample & Hold Available		V _{REF} =V _{CC1} =5V, φAD=12MHz	2.75			μs	
t _{CONV}	8-bit Conversion Time, Sample & Hold Available		V _{REF} =V _{CC1} =5V, φAD=12MHz	2.33			μs	
t _{SAMP}	Sampling Time			0.25			μs	
V _{REF}	Reference Voltage			2.0		V _{CC1}	V	
V _{IA}	Analog Input Voltage			0		V _{REF}	V	

NOTES:

1. Referenced to V_{CC1}=AV_{CC}=V_{REF}=3.3 to 5.5V, V_{SS}=AV_{SS}=0V at T_{opr} = -20 to 85°C / -40 to 85°C unless otherwise specified.
2. If V_{CC1} > V_{CC2}, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.
3. φAD frequency must be 12 MHz or less. And divide the fAD if V_{CC1} is less than 4.0V, and φAD frequency into 10 MHz or less.
4. When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 3.
When sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 3.




Figure 5.1 Power Supply Circuit Timing Diagram

$$V_{CC1}=V_{CC2}=5V$$

Timing Requirements(V_{CC1} = V_{CC2} = 5V, V_{SS} = 0V, at T_{OPR} = -20 to 85°C / -40 to 85°C unless otherwise specified)**Table 5.13 External Clock Input (XIN input) ⁽¹⁾**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _C	External Clock Input Cycle Time	62.5		ns
t _{W(H)}	External Clock Input HIGH Pulse Width	25		ns
t _{W(L)}	External Clock Input LOW Pulse Width	25		ns
t _R	External Clock Rise Time		15	ns
t _F	External Clock Fall Time		15	ns

NOTES:

1. The condition is V_{CC1}=V_{CC2}=3.0 to 5.0V.

Table 5.14 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _{AC1(RD-DB)}	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns
t _{AC2(RD-DB)}	Data Input Access Time (for setting with wait)		(NOTE 2)	ns
t _{AC3(RD-DB)}	Data Input Access Time (when accessing multiplex bus area)		(NOTE 3)	ns
t _{SU(DB-RD)}	Data Input Setup Time	40		ns
t _{SU(RDY-BCLK)}	RDY Input Setup Time	30		ns
t _{SU(HOLD-BCLK)}	HOLD Input Setup Time	40		ns
t _{H(RD-DB)}	Data Input Hold Time	0		ns
t _{H(BCLK-RDY)}	RDY Input Hold Time	0		ns
t _{H(BCLK-HOLD)}	HOLD Input Hold Time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:


$$\frac{0.5 \times 10^9}{f(BCLK)} - 45[\text{ns}]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(BCLK)} - 45[\text{ns}] \quad n \text{ is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(BCLK)} - 45[\text{ns}] \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

**Figure 5.9 Timing Diagram (7)**


**Figure 5.11 Timing Diagram (9)**

Table 5.31 Electrical Characteristics (2) ⁽¹⁾

Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
I _{CC}	Power Supply Current (V _{CC1} =V _{CC2} =2.7V to 3.6V)	In single-chip mode, the output pins are open and other pins are V _{SS}	Mask ROM	f(BCLK)=10MHz No division	8	11	mA
				No division, On-chip oscillation	1		mA
			Flash Memory	f(BCLK)=10MHz, No division	8	13	mA
				No division, On-chip oscillation	1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, V _{CC1} =3.0V	12		mA
			Flash Memory Erase	f(BCLK)=10MHz, V _{CC1} =3.0V	22		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾	25		μA
				f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾	25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾	420		μA
			Flash Memory	On-chip oscillation, Wait mode	45		μA
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High	6.0		μA
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low	1.8		μA
			Stop mode Topr =25°C		0.7	3.0	μA
					0.6	4	μA
I _{DET4}	Low Voltage Detection Dissipation Current ⁽⁴⁾				0.4	2	μA
I _{DET3}	Reset Area Detection Dissipation Current ⁽⁴⁾						

NOTES:

1. Referenced to V_{CC1}=V_{CC2}=2.7 to 3.3V, V_{SS} = 0V at T_{opr} = -20 to 85°C / -40 to 85°C, f(BCLK)=10MHz unless otherwise specified.
2. With one timer operated using fC32.
3. This indicates the memory in which the program to be executed exists.
4. I_{DET} is dissipation current when the following bit is set to "1" (detection circuit enabled).

I_{DET4}: VC27 bit in the VCR2 registerI_{DET3}: VC26 bit in the VCR2 register





Figure 5.13 Timing Diagram (1)


Memory Expansion Mode, Microprocessor Mode
(for 2-wait setting and external area access)

$V_{CC1}=V_{CC2}=3V$

Read timing



Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$

Measuring conditions

- $V_{CC1}=V_{CC2}=3V$
- Input timing voltage : $V_{IL}=0.6V$, $V_{IH}=2.4V$
- Output timing voltage : $V_{OL}=1.5V$, $V_{OH}=1.5V$

Figure 5.18 Timing Diagram (6)

Table 5.56 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring Condition	Standard			Unit
			Min.	Typ.	Max.	
$td(P-R)$	Time for Internal Power Supply Stabilization During Powering-On	$V_{CC1}=4.0V \text{ to } 5.5V$			2	ms
$td(R-S)$	STOP Release Time				150	μs
$td(W-S)$	Low Power Dissipation Mode Wait Mode Release Time				150	μs


**Figure 5.22 Power Supply Circuit Timing Diagram**

Table 5.58 Electrical Characteristics (2) ⁽¹⁾

Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
I _{CC}	Power Supply Current (V _{CC1} =V _{CC2} =4.0V to 5.5V)	In single-chip mode, the output pins are open and other pins are V _{SS}	Mask ROM	f(BCLK)=24MHz No division, PLL operation	14	20	mA
				No division, On-chip oscillation	1		mA
			Flash Memory	f(BCLK)=24MHz, No division, PLL operation	18	27	mA
				No division, On-chip oscillation	1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, V _{CC1} =5.0V	15		mA
			Flash Memory Erase	f(BCLK)=10MHz, V _{CC1} =5.0V	25		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾	25		μA
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾	25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾	420		μA
				On-chip oscillation, Wait mode	50		μA
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High	7.5		μA
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low	2.0		μA
				Stop mode T _{OPR} = 25°C	2.0	6.0	μA
				Stop mode T _{OPR} = 85°C		20	μA
				Stop mode T _{OPR} = 125°C		TBD	μA

NOTES:

- Referenced to V_{CC1}=V_{CC2}=4.0 to 5.5V, V_{SS} = 0V at T_{OPR} = -40 to 85°C / -40 to 125°C, f(BCLK)=24MHz unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C.
- With one timer operated using FC32.
- This indicates the memory in which the program to be executed exists.