



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30622f8pgp-u7c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1.3 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(80-pin version)

	Item	Performance					
		M16C/62P	M16C/62PT ⁽⁴⁾				
CPU	Number of Basic Instructions	91 instructions	W1700/021 1 ()				
0.0	Minimum Instruction	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V)	41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V)				
	Execution Time	100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)					
	Operating Mode	Single-chip mode					
	Address Space	1 Mbyte					
	Memory Capacity	See Table 1.4 to 1.7 Product List	st				
Peripheral	Port	Input/Output: 70 pins, Input: 1 pin					
Function	Multifunction Timer	Timer A: 16 bits x 5 channels (Timer A1 and A2 are internal timer), Timer B: 16 bits x 6 channels (Timer B1 is internal timer)					
	Serial Interface	2 channels Clock synchronous, UART, I ² C bus ⁽¹⁾ , IEBus ⁽²⁾ 1 channel Clock synchronous, I ² C bus ⁽¹⁾ , IEBus ⁽²⁾ 2 channels Clock synchronous (1 channel is only transmission)					
	A/D Converter	10-bit A/D converter: 1 circuit, 26 ch	annels				
	D/A Converter	8 bits x 2 channels					
	DMAC	2 channels					
	CRC Calculation Circuit	CCITT-CRC					
	Watchdog Timer	15 bits x 1 channel (with prescaler)					
	Interrupt	Internal: 29 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels					
	Clock Generation Circuit	4 circuits Main clock generation circuit (*), S On-chip oscillator, PLL synthesize (*)Equipped with a built-in feedback	r resistor.				
	Oscillation Stop Detection Function	Stop detection of main clock oscillat	ion, re-oscillation detection function				
	Voltage Detection Circuit		Absent				
Electric Characteristics	Supply Voltage	VCC1=3.0 to 5.5 V, (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, (f(BCLK=10MHz)	VCC1=4.0 to 5.5V, (f(BCLK=24MHz)				
	Power Consumption	14 mA (VCC1=5V, f(BCLK)=24MHz) 8 mA (VCC1=3V, f(BCLK)=10MHz) 1.8μA (VCC1=3V, f(XCIN)=32kHz, wait mode) 0.7μA (VCC1=3V, stop mode) 14 mA (VCC1=5V, f(BCLK)=24ld					
Flash memory	Program/Erase Supply Voltage	3.3 ± 0.3V or 5.0 ± 0.5V	5.0 ± 0.5V				
version	Program and Erase Endurance	100 times (all area) or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1) (3)					
Operating Amb	ient Temperature	-20 to 85°C, -40 to 85°C (3) T version : -40 to 85°C V version : -40 to 125°C					
Package		80-pin plastic mold QFP					

NOTES:

- 1. I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a registered trademark of NEC Electronics Corporation.
- 3. See **Table 1.8 and 1.9 Product Code** for the program and erase endurance, and operating ambient temperature.
 - In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- 4. All options are on request basis.



Pin Characteristics for 128-Pin Package (3) **Table 1.12**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
101		P1_2					D10
102		P1_1					D9
103		P1_0					D8
104		P0_7				AN0_7	D7
105		P0_6				AN0_6	D6
106		P0_5				AN0_5	D5
107		P0_4				AN0_4	D4
108		P0_3				AN0_3	D3
109		P0_2				AN0_2	D2
110		P0_1				AN0_1	D1
111		P0_0				AN0_0	D0
112		P11_7					
113		P11_6					
114		P11_5					
115		P11_4					
116		P11_3					
117		P11_2					
118		P11_1					
119		P11_0					
120		P10_7	KI3			AN7	
121		P10_6	KI2			AN6	
122		P10_5	KI1			AN5	
123		P10_4	KI0			AN4	
124		P10_3				AN3	
125		P10_2				AN2	
126		P10_1				AN1	
127	AVSS						
128		P10_0				AN0	

Pin Characteristics for 100-Pin Package (2) **Table 1.14**

Table				ensues ioi i		g- (=)		1
Pin FP	No. GP	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51	49		P4_3					A19
52	50		P4_2					A18
53	51		P4_1					A17
54	52		P4_0					A16
55	53		P3_7					A15
56	54		P3_6					A14
57	55		P3_5					A13
58	56		P3_4					A12
59	57		P3_3					A11
60	58		P3_2					A10
61	59		P3_1					A9
62	60	VCC2						
63	61		P3_0					A8(/-/D7)
64	62	VSS						
65	63		P2_7				AN2_7	A7(/D7/D6)
66	64		P2_6				AN2_6	A6(/D6/D5)
67	65		P2_5				AN2_5	A5(/D5/D4)
68	66		P2_4				AN2_4	A4(/D4/D3)
69	67		P2_3				AN2_3	A3(/D3/D2)
70 71	68 69		P2_2 P2_1				AN2_2 AN2_1	A2(/D2/D1) A1(/D1/D0)
72	70		P2_0				AN2_1 AN2_0	A0(/D0/-)
73	71			INT5			74142_0	D15
+			P1_7					
74	72		P1_6	INT4				D14
75	73		P1_5	INT3				D13
76	74		P1_4					D12
77	75		P1_3					D11
78	76		P1_2					D10
79	77		P1_1					D9
80	78		P1_0					D8
81	79		P0_7				AN0_7	D7
82	80		P0_6				AN0_6	D6
83	81		P0_5				AN0_5	D5
84	82		P0_4				AN0_4	D4
85	83		P0_3				AN0_3	D3
86	84		P0_2				AN0_2	D2
87	85		P0_1				AN0_1	D1
88	86		P0_0	 			AN0_0	D0
89	87		P10_7	KI3			AN7	
90	88		P10_6	KI2			AN6	
91	89		P10_5	KI1			AN5	
92	90		P10_4	KI0			AN4	
93	91		P10_3				AN3	
94	92		P10_2				AN2	
95	93		P10_1				AN1	
96	94	AVSS						
97	95		P10_0				AN0	
98	96	VREF						
99	97	AVCC						
100	98		P9_7			SIN4	ADTRG	
		l .		1		L		1

Table 1.15 Pin Characteristics for 80-Pin Package (1)

Pin No.	Control Pin		Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_5			CLK4	ANEX0	
2		P9_4		TB4IN		DA1	
3		P9_3		TB3IN		DA0	
4		P9_2		TB2IN	SOUT3		
5		P9_0		TB0IN	CLK3		
6	CNVSS (BYTE)						
7	XCIN	P8_7					
8	XCOUT	P8_6					
9	RESET						
10	XOUT						
11	VSS						
12	XIN						
13	VCC1		l				
14		P8_5	NMI				
15		P8_4	ĪNT2	ZP			
16		P8_3	ĪNT1				
17		P8_2	ĪNT0				
18		P8_1		TA4IN			
19		P8_0		TA4OUT			
20		P7_7		TA3IN			
21		P7_6		TA3OUT			
22		P7_1		TA0IN/TB5IN	RXD2/SCL2		
23		P7_0		TA0OUT	TXD2/SDA2		
24		P6_7			TXD1/SDA1		
25		P6_6			RXD1/SCL1		
26		P6_5			CLK1		
27		P6_4			CTS1/RTS1/CTS0/CLKS1		
28		P6_3			TXD0/SDA0		
29		P6_2			RXD0/SCL0		
30		P6_1			CLK0		
31		P6_0			CTS0/RTS0		
32		P5_7					CLKOUT
33		P5_6					
34		P5_5					
35		P5_4					
36		P5_3					
37		P5_2					
38		P5_1					
39		P5_0					
40							
		P4_3					
41		P4_2					
42		P4_1					
43		P4_0					
44		P3_7					
45		P3_6					
46		P3_5					
47		P3_4					
48		P3_3					
49		P3_2				1	
50		P3_1		1			
50		J_	j	<u> </u>		j	1

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.

3. Memory

Figure 3.1 is a Memory Map of the M16C/62P group. The address space extends the 1M bytes from address 00000h to FFFFFh.

The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 64-Kbyte internal ROM is allocated to the addresses from F0000h to FFFFFh.

As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 10-Kbyte internal RAM is allocated to the addresses from 00400h to 02BFFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to the M16C/60 and M16C/20 Series Software Manual.

In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users. Use M16C/62P (80-pin version) and M16C/62PT in single-chip mode. The memory expansion and microprocessor modes cannot be used




Figure 3.1 Memory Map

Page 33 of 96

5. Electrical Characteristics

5.1 Electrical Characteristics (M16C/62P)

Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage		Vcc1=AVcc	-0.3 to 6.5	V
Vcc2	Supply Voltage		Vcc2	-0.3 to Vcc1+0.1	V
AVcc	Analog Supply V	/oltage	Vcc1=AVcc	-0.3 to 6.5	V
Vı	Input Voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation	on	–40°C <topr≤85°c< td=""><td>300</td><td>mW</td></topr≤85°c<>	300	mW
Topr	Operating Ambient	When the Microcomputer is Operating		-20 to 85 / -40 to 85	°C
	Temperature	Flash Program Erase		0 to 60	
Tstg	Storage Temper	rature		-65 to 150	°C

NOTES:

1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Recommended Operating Conditions (1) (1) Table 5.2

Symbol		Parameter		Standar	^r d	Unit
Symbol		Falametei			Max.	Unit
VCC1, VCC2	Supply Voltage	(Vcc1 ≥ Vcc2)	2.7	5.0	5.5	V
AVcc	Analog Supply V	/oltage		Vcc1		V
Vss	Supply Voltage	·		0		V
AVss	Analog Supply \	Voltage		0		V
ViH	HIGH Input	P3 1 to P3 7, P4 0 to P4 7, P5 0 to P5 7,	0.8Vcc2	-	VCC2	V
VIH	Voltage	P12_0 to P12_7, P13_0 to P13_7	0.67002		VCC2	V
	, onage	P0 0 to P0 7, P1 0 to P1 7, P2 0 to P2 7, P3 0	0.8Vcc2		VCC2	V
		(during single-chip mode)	0.0 0 002		V 002	•
		P0 0 to P0 7, P1 0 to P1 7, P2 0 to P2 7, P3 0	0.5Vcc2		VCC2	V
		(data input during memory expansion and microprocessor mode)	0.01002		1 002	,
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7,	0.8Vcc1		Vcc1	V
		P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,				
		XIN, RESET, CNVSS, BYTE				
		P7_0, P7_1	0.8Vcc1		6.5	V
VIL	LOW Input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7,	0		0.2Vcc2	V
	Voltage	P12_0 to P12_7, P13_0 to P13_7				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.2Vcc2	V
		(during single-chip mode)				
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.16Vcc2	V
		(data input during memory expansion and microprocessor mode)				
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7,	0		0.2Vcc	V
		P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,				
		XIN, RESET, CNVSS, BYTE				
IOH(peak)	HIGH Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-10.0	mA
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				
IOH(avg)	HIGH Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-5.0	mA
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				
IOL(peak)	LOW Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			10.0	mA
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				
IOL(avg)	LOW Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			5.0	mA
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,				
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,				
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				

NOTES:

- 1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.
- 2. The Average Output Current is the mean value within 100ms.
- 3. The total IoL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be 80mA max. The total IoL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IoH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IoH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P14_0, and P14_1 must be -40mA max. Set Average Output Current to 1/2 of peak. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.
 - As for 80-pin version, the total IoL(peak) for all ports and IoH(peak) must be 80mA. max. due to one Vcc and one Vss.
- 4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Table 5.9 Low Voltage Detection Circuit Electrical Characteristics

Symbol	Parameter	Measuring Condition		Unit		
Symbol	Faianielei	Weasuring Condition	Min.	Тур.	Max.	Offic
Vdet4	Low Voltage Detection Voltage (1)	Vcc1=0.8V to 5.5V	3.3	3.8	4.4	V
Vdet3	Reset Level Detection Voltage (1, 2)		2.2	2.8	3.6	V
Vdet4-Vdet3	Electric potential difference of Low Voltage Detection and Reset Level Detection		0.3			V
Vdet3s	Low Voltage Reset Retention Voltage				0.8	V
Vdet3r	Low Voltage Reset Release Voltage (3)		2.2	2.9	4.0	V

NOTES:

- 1. Vdet4 > Vdet3.
- 2. Where reset level detection voltage is less than 2.7 V, if the supply power voltage is greater than the reset level detection voltage, the microcomputer operates with f(BCLK) ≤ 10MHz.
- 3. Vdet3r > Vdet3 is not guaranteed.
- 4. The voltage detection circuit is designed to use when VCC1 is set to 5V.

Table 5.10 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring Condition		Unit		
Symbol	Faianetei	Measuring Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for Internal Power Supply Stabilization During Powering-On	Vcc1=2.7V to 5.5V			2	ms
td(R-S)	STOP Release Time				150	μS
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μS
td(S-R)	Brown-out Detection Reset (Hardware Reset 2) Release Wait Time	VCC1=Vdet3r to 5.5V		6 ⁽¹⁾	20	ms
td(E-A)	Low Voltage Detection Circuit Operation Start Time	Vcc1=2.7V to 5.5V			20	μ\$

NOTES:

1. When Vcc1 = 5V.

VCC1=VCC2=5V

Table 5.11 Electrical Characteristics (1) (1)

	Parameter				Sta	andard		
Symbol		Parameter	•	Measuring Condition	Min.	Тур.	Max.	Unit
Vон	HIGH Output Voltage ⁽³⁾	P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOH=-5mA	Vcc1-2.0		Vcc1	V
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5 0 to P5 7,	IOH=-5mA (2)	Vcc2-2.0		Vcc2	V
Vон	HIGH Output Voltage ⁽³⁾	P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	ΟΗ=-200μΑ	Vcc1-0.3		Vcc1	V
		P3 0 to P3 7, P4 0 to P4 7	0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, 0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, 0 to P12_7, P13_0 to P13_7		Vcc2-0.3		Vcc2	V
Vон	HIGH Outpu	t Voltage XOUT	HIGHPOWER	IOH=-1mA	Vcc1-2.0		Vcc1	V
			LOWPOWER	IOH=-0.5mA	Vcc1-2.0		Vcc1	V
	HIGH Outpu	t Voltage XCOUT	HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		V
Vol	LOW Output Voltage (3)	P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, I P11_0 to P11_7, P14_0, P14	P10_0 to P10_7,	IOL=5mA			2.0	V
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5_0 to P5_7,	IOL=5mA (2)			2.0	V
Vol	LOW P6_0 to P6_7, P7_0 to P7_7 Output P8_6, P8_7, P9_0 to P9_7, F Voltage (3) P11_0 to P11_7, P14_0, P14		P10_0 to P10_7,	IOL=200μA			0.45	V
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P5 0 to P5 7,	IOL=200μA (2)			0.45	V
Vol	LOW Output	Voltage XOUT	HIGHPOWER	IOL=1mA			2.0	
			LOWPOWER	IOL=0.5mA			2.0	V
	LOW Output	Voltage XCOUT	HIGHPOWER	With no load applied		0		
			LOWPOWER	With no load applied		0		V
VT+-VT-	Hysteresis	HOLD, RDY, TAOIN to TA4II INTO to INT5, NMI, ADTRG, TAOOUT to TA4OUT, KIO to SCLO to SCL2, SDAO to SDA	CTS0 to CTS2, CLK0 to CLK4, KI3, RXD0 to RXD2,		0.2		1.0	٧
VT+-VT-	Hysteresis	RESET	, ,		0.2		2.5	V
Іін	HIGH Input Current (3)		12_7, P13_0 to P13_7,	VI=5V			5.0	μА
lıL	LOW Input Current (3)		P6_0 to P6_7, P7_0 to P7_7, P10_0 to P10_7, P10_0 to P10_7, P10_7, P13_0 to P13_7,	VI=0V			-5.0	μА
RPULLUP	Pull-Up Resistance (3)	P4_0 to P4_7, P5_0 to P5_7	P2_0 to P2_7, P3_0 to P3_7, P6_0 to P6_7, P7_2 to P7_7, P9_0 to P9_7, P10_0 to P10_7, P10_7, P10_0 to P10_7, P10_7	VI=0V	30	50	170	kΩ
RfXIN	Feedback R	esistance XIN				1.5		ΜΩ
RfXCIN	Feedback R	esistance XCIN				15		ΜΩ
VRAM	RAM Retent	ion Voltage		At stop mode	2.0			V

- NOTES: 1. Referenced to Vcc1=Vcc2=4.2 to 5.5V, Vss = 0V at T_{opr} = -20 to 85°C / -40 to 85°C, f(BCLK)=24MHz unless otherwise
 - specified.

 2. Where the product is used at Vcc1 = 5 V and Vcc2 = 3 V, refer to the 3 V version value for the pin specified value on Vcc2 port
 - 3. There is no external connections for port P1 $_0$ to P1 $_7$, P4 $_4$ to P4 $_7$, P7 $_2$ to P7 $_5$ and P9 $_1$ in 80-pin version.

VCC1=VCC2=5V

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.27 Memory Expansion and Microprocessor Modes (for setting with no wait)

Symbol	Parameter		Stan	dard	Unit
Symbol	Farameter		Min.	Max.	Offic
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time	0	-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.2		25	ns
th(BCLK-RD)	RD Signal Output Hold Time	i igure 3.2	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \text{x} 10^9}{\text{f(BCLK)}} - 40 [\text{ns}] \hspace{1cm} \text{f(BCLK) is 12.5MHz or less.}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{\mathsf{f}(\mathsf{BCLK})} - 10[\mathsf{ns}]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR X In (1-VoL / Vcc2)$$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k Ω , hold time of output "L" level is

$$t = -30pF X 1k \Omega X In(1-0.2Vcc2 / Vcc2)$$

= 6.7 ns.






Figure 5.2 Ports P0 to P14 Measurement Circuit




Figure 5.5 Timing Diagram (3)

• Output timing voltage : Determined with Vol=2.5V, VoH=2.5V




Figure 5.10 Timing Diagram (8)




Figure 5.11 Timing Diagram (9)

VCC1=VCC2=3V

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.47 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

Symbol	Parameter		Stan	dard	Unit
Symbol	Farameter		Min.	Max.	Offic
td(BCLK-AD)	Address Output Delay Time			30	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			30	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.12		30	ns
th(BCLK-RD)	RD Signal Output Hold Time	I Iguie 3.12	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			30	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR)(3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(\text{BCLK})} - 40[\text{ns}] \qquad \begin{array}{l} \text{n is "1" for 1-wait setting, "2" for 2-wait setting} \\ \text{and "3" for 3-wait setting.} \\ \text{(BCLK) is 12.5MHz or less.} \end{array}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR X In (1-VoL / Vcc2)$$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k Ω , hold time of output "L" level is

$$t = -30pF X 1k\Omega X In(1-0.2Vcc2 / Vcc2)$$

= 6.7 ns.






Figure 5.13 Timing Diagram (1)






Figure 5.16 Timing Diagram (4)





REVISION HISTORY

Rev.	Date	Description		
		Page	Summary	
1.10	May 28, 2003	1	Applications are partly revised.	
		2	Table 1.1.1 is partly revised.	
		4-5	Table 1.1.2 and 1.1.3 is partly revised.	
			"Note 1" is partly revised.	
		22	Table 1.5.3 is partly revised.	
		23	Table 1.5.5 is partly revised.	
			Table 1.5.6 is added.	
		24	Table 1.5.9 is partly revised.	
		30	Notes 1 and 2 in Table 1.5.26 is partly revised.	
		31	Notes 1 in Table 1.5.27 is partly revised.	
		30-31	Note 3 is added to "Data output hold time (refers to BCLK)" in Table 1.5.26 and 1.5.27.	
		32	Note 4 is added to "th(ALE-AD)" in Table 1.5.28.	
		30-32	Switching Characteristics is partly revised.	
		36-39	th(WR-AD) and th(WR-DB) in Figure 1.5.5 to 1.5.8 is partly revised.	
		40-41	th(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.5.9 to	
		42	1.5.10 is partly revised.	
			Note 2 is added to Table 1.5.29.	
		47	Notes 1 and 2 in Table 1.5.45 is partly revised.	
		48 47-48	Notes 1 in Table 1.5.46 is partly revised.	
		47-40	Note 3 is added to "Data output hold time (refers to BCLK)" in Table	
		49	1.5.45 and 1.5.46.	
		49 47-48	Note 4 is added to "th(ALE-AD)" in Table 1.5.47. Switching Characteristics is partly revised.	
		_	th(WR-AD) and th(WR-DB) in Figure 1.5.15 to 1.5.18 is partly revised.	
		57-58	th(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.5.19 to	
			1.5.20 is partly revised.	
2.00	Oct 29, 2003	-	Since high reliability version is added, a group name is revised. M16C/62 Group (M16C/62P) → M16C/62 Group (M16C/62P, M16C/62PT)	
		2-4	Table 1.1 to 1.3 are revised. Note 3 is partly revised.	
		2-4	Table 1.1 to 1.3 are revised.	
			Note 3 is partly revised.	
		6	Figure 1.2 Note5 is deleted.	
		7-9	Table 1.4 to 1.7 Product List is partly revised.	
		11	Table 1.8 and Figure 1.4 are added.	
		12-15	Figure 1.5 to 1.9 ZP is added.	
		17,19	Table 1.10 and 1.12 ZP is added to timer A.	
		18,20 30	Table 1.11 and 1.13 VCC1 is added to VREF.	
		31-32	Table 5.1 is revised.	
		31-32	Table 5.2 and 5.3 are revised.	

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- A. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

CENESAS

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> 2-796-3115, Fax: <82> 2-796-2145

Renesas Technology Malaysia Sdn. Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com