



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30624fgpfp-u3c

Table 1.2 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(100-pin version)

	Item	Performance	
		M16C/62P	M16C/62PT ⁽⁴⁾
CPU	Number of Basic Instructions	91 instructions	
	Minimum Instruction Execution Time	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V) 100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)	41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V)
	Operating Mode	Single-chip, memory expansion and microprocessor mode	Single-chip
	Address Space	1 Mbyte (Available to 4 Mbytes by memory space expansion function)	1 Mbyte
	Memory Capacity	See Table 1.4 to 1.7 Product List	
Peripheral Function	Port	Input/Output : 87 pins, Input : 1 pin	
	Multifunction Timer	Timer A : 16 bits x 5 channels, Timer B : 16 bits x 6 channels, Three phase motor control circuit	
	Serial Interface	3 channels Clock synchronous, UART, I ² C bus ⁽¹⁾ , IEbus ⁽²⁾ 2 channels Clock synchronous	
	A/D Converter	10-bit A/D converter: 1 circuit, 26 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	2 channels	
	CRC Calculation Circuit	CCITT-CRC	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	Internal: 29 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels	
	Clock Generation Circuit	4 circuits Main clock generation circuit (*), Subclock generation circuit (*), On-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor.	
Electric Characteristics	Oscillation Stop Detection Function	Stop detection of main clock oscillation, re-oscillation detection function	
	Voltage Detection Circuit	Available (option ⁽⁵⁾)	Absent
Flash memory version	Supply Voltage	VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz)) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz))	VCC1=VCC2=4.0 to 5.5V (f(BCLK=24MHz))
	Power Consumption	14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz) 1.8μA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode) 0.7μA (VCC1=VCC2=3V, stop mode)	14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 2.0μA (VCC1=VCC2=5V, f(XCIN)=32kHz, wait mode) 0.8μA (VCC1=VCC2=5V, stop mode)
Operating Ambient Temperature	Program/Erase Supply Voltage	3.3±0.3 V or 5.0±0.5 V	5.0±0.5 V
	Program and Erase Endurance	100 times (all area) or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1) ⁽³⁾	
Package		100-pin plastic mold QFP, LQFP	

NOTES:

- I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- IEbus is a registered trademark of NEC Electronics Corporation.
- See **Table 1.8 and 1.9 Product Code** for the program and erase endurance, and operating ambient temperature.
In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- Use the M16C/62PT on VCC1=VCC2
- All options are on request basis.

1.5 Pin Configuration

Figures 1.6 to 1.9 show the Pin Configuration (Top View).




Figure 1.6 Pin Configuration (Top View)

Table 1.10 Pin Characteristics for 128-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1	VREF						
2	AVCC						
3		P9_7			SIN4	ADTRG	
4		P9_6			SOUT4	ANEX1	
5		P9_5			CLK4	ANEX0	
6		P9_4		TB4IN		DA1	
7		P9_3		TB3IN		DA0	
8		P9_2		TB2IN	SOUT3		
9		P9_1		TB1IN	SIN3		
10		P9_0		TB0IN	CLK3		
11		P14_1					
12		P14_0					
13	BYTE						
14	CNVSS						
15	XCIN	P8_7					
16	XCOUT	P8_6					
17	RESET						
18	XOUT						
19	VSS						
20	XIN						
21	VCC1						
22		P8_5	NMI				
23		P8_4	INT2	ZP			
24		P8_3	INT1				
25		P8_2	INT0				
26		P8_1		TA4IN/			
27		P8_0		TA4OUT/U			
28		P7_7		TA3IN			
29		P7_6		TA3OUT			
30		P7_5		TA2IN/W			
31		P7_4		TA2OUT/W			
32		P7_3		TA1IN/V	CTS2/RTS2		
33		P7_2		TA1OUT/V	CLK2		
34		P7_1		TA0IN/TB5IN	RXD2/SCL2		
35		P7_0		TA0OUT	TXD2/SDA2		
36		P6_7			TXD1/SDA1		
37	VCC1						
38		P6_6			RXD1/SCL1		
39	VSS						
40		P6_5			CLK1		
41		P6_4			CTS1/RTS1/CTS0/CLKS1		
42		P6_3			TXD0/SDA0		
43		P6_2			RXD0/SCL0		
44		P6_1			CLK0		
45		P6_0			CTS0/RTS0		
46		P13_7					
47		P13_6					
48		P13_5					
49		P13_4					
50		P5_7					RDY/CLKOUT

Table 1.11 Pin Characteristics for 128-Pin Package (2)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51		P5_6					ALE
52		P5_5					HOLD
53		P5_4					HLDA
54		P13_3					
55		P13_2					
56		P13_1					
57		P13_0					
58		P5_3					BCLK
59		P5_2					RD
60		P5_1					WRH/BHE
61		P5_0					WRL/WR
62		P12_7					
63		P12_6					
64		P12_5					
65		P4_7					CS3
66		P4_6					CS2
67		P4_5					CS1
68		P4_4					CS0
69		P4_3					A19
70		P4_2					A18
71		P4_1					A17
72		P4_0					A16
73		P3_7					A15
74		P3_6					A14
75		P3_5					A13
76		P3_4					A12
77		P3_3					A11
78		P3_2					A10
79		P3_1					A9
80		P12_4					
81		P12_3					
82		P12_2					
83		P12_1					
84		P12_0					
85	VCC2						
86		P3_0					A8(/-/D7)
87	VSS						
88		P2_7				AN2_7	A7(/D7/D6)
89		P2_6				AN2_6	A6(/D6/D5)
90		P2_5				AN2_5	A5(/D5/D4)
91		P2_4				AN2_4	A4(/D4/D3)
92		P2_3				AN2_3	A3(/D3/D2)
93		P2_2				AN2_2	A2(/D2/D1)
94		P2_1				AN2_1	A1(/D1/D0)
95		P2_0				AN2_0	A0(/D0/-)
96		P1_7	INT5				D15
97		P1_6	INT4				D14
98		P1_5	INT3				D13
99		P1_4					D12
100		P1_3					D11

Table 1.14 Pin Characteristics for 100-Pin Package (2)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
FP	GP						
51	49		P4_3				A19
52	50		P4_2				A18
53	51		P4_1				A17
54	52		P4_0				A16
55	53		P3_7				A15
56	54		P3_6				A14
57	55		P3_5				A13
58	56		P3_4				A12
59	57		P3_3				A11
60	58		P3_2				A10
61	59		P3_1				A9
62	60	VCC2					
63	61		P3_0				A8(/-/D7)
64	62	VSS					
65	63		P2_7			AN2_7	A7(/D7/D6)
66	64		P2_6			AN2_6	A6(/D6/D5)
67	65		P2_5			AN2_5	A5(/D5/D4)
68	66		P2_4			AN2_4	A4(/D4/D3)
69	67		P2_3			AN2_3	A3(/D3/D2)
70	68		P2_2			AN2_2	A2(/D2/D1)
71	69		P2_1			AN2_1	A1(/D1/D0)
72	70		P2_0			AN2_0	A0(/D0/-)
73	71		P1_7	INT5			D15
74	72		P1_6	INT4			D14
75	73		P1_5	INT3			D13
76	74		P1_4				D12
77	75		P1_3				D11
78	76		P1_2				D10
79	77		P1_1				D9
80	78		P1_0				D8
81	79		P0_7			AN0_7	D7
82	80		P0_6			AN0_6	D6
83	81		P0_5			AN0_5	D5
84	82		P0_4			AN0_4	D4
85	83		P0_3			AN0_3	D3
86	84		P0_2			AN0_2	D2
87	85		P0_1			AN0_1	D1
88	86		P0_0			AN0_0	D0
89	87		P10_7	KI3		AN7	
90	88		P10_6	KI2		AN6	
91	89		P10_5	KI1		AN5	
92	90		P10_4	KI0		AN4	
93	91		P10_3			AN3	
94	92		P10_2			AN2	
95	93		P10_1			AN1	
96	94	AVSS					
97	95		P10_0			AN0	
98	96	VREF					
99	97	AVCC					
100	98		P9_7		SIN4	ADTRG	

Table 1.19 Pin Description (100-pin and 128-pin Version) (3)

Signal Name	Pin Name	I/O Type	Power Supply ⁽¹⁾	Description
Reference voltage input	VREF	I	VCC1	Applies the reference voltage for the A/D converter and D/A converter.
A/D converter	AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7	I	VCC1	Analog input pins for the A/D converter.
	ADTRG	I	VCC1	This is an A/D trigger input pin.
	ANEX0	I/O	VCC1	This is the extended analog input pin for the A/D converter, and is the output in external op-amp connection mode.
	ANEX1	I	VCC1	This is the extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	O	VCC1	This is the output pin for the D/A converter.
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7 (2), P13_0 to P13_7 (2)	I/O	VCC2	8-bit I/O ports in CMOS, having a direction register to select an input or output. Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program.
	P6_0 to P6_7, P7_0 to P7_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7 (2)	I/O	VCC1	8-bit I/O ports having equivalent functions to P0. (however, output of P7_0 and P7_1 for the N-channel open drain output.)
	P8_0 to P8_4, P8_6, P8_7, P14_0, P14_1(2)	I/O	VCC1	I/O ports having equivalent functions to P0.
Input port	P8_5	I	VCC1	Input pin for the \overline{NMI} interrupt. Pin states can be read by the P8_5 bit in the P8 register.

I : Input O : Output I/O : Input and output

NOTES:

1. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.
2. Ports P11 to P14 in M16C/62P (100-pin version) and M16C/62PT (100-pin version) cannot be used.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is “0”; USP is selected when the U flag is “1”.

The U flag is cleared to “0” when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write “0”. When read, its content is indeterminate.

Table 4.2 SFR Information (2) ⁽¹⁾

Address	Register	Symbol	After Reset
0040h			
0041h			
0042h			
0043h			
0044h	INT3 Interrupt Control Register	INT3IC	XX00X000b
0045h	Timer B5 Interrupt Control Register	TB5IC	XXXXX000b
0046h	Timer B4 Interrupt Control Register, UART1 BUS Collision Detection Interrupt Control Register	TB4IC, U1BCNIC	XXXXX000b
0047h	Timer B3 Interrupt Control Register, UART0 BUS Collision Detection Interrupt Control Register	TB3IC, U0BCNIC	XXXXX000b
0048h	SI/O4 Interrupt Control Register, INT5 Interrupt Control Register	S4IC, INT5IC	XX00X000b
0049h	SI/O3 Interrupt Control Register, INT4 Interrupt Control Register	S3IC, INT4IC	XX00X000b
004Ah	UART2 Bus Collision Detection Interrupt Control Register	BCNIC	XXXXX000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXXX000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	Timer A0 Interrupt Control Register	TA0IC	XXXXX000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXXX000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXXX000b
0058h	Timer A3 Interrupt Control Register	TA3IC	XXXXX000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXXX000b
005Ah	Timer B0 Interrupt Control Register	TB0IC	XXXXX000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXXX000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Fh	INT2 Interrupt Control Register	INT2IC	XX00X000b
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.

X : Nothing is mapped to this bit

Table 5.2 Recommended Operating Conditions (1) ⁽¹⁾

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
Vcc1, Vcc2	Supply Voltage ($V_{CC1} \geq V_{CC2}$)	2.7	5.0	5.5	V
AVcc	Analog Supply Voltage		Vcc1		V
Vss	Supply Voltage		0		V
AVss	Analog Supply Voltage		0		V
VIH	HIGH Input Voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0.8Vcc2		Vcc2 V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0.8Vcc2		Vcc2 V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input during memory expansion and microprocessor mode)	0.5Vcc2		Vcc2 V
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0.8Vcc1		Vcc1 V
		P7_0, P7_1	0.8Vcc1	6.5	V
VIL	LOW Input Voltage	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0		0.2Vcc2 V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0		0.2Vcc2 V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (data input during memory expansion and microprocessor mode)	0		0.16Vcc2 V
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0		0.2Vcc V
IOH(peak)	HIGH Peak Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			-10.0 mA
IOH(avg)	HIGH Average Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			-5.0 mA
IOL(peak)	LOW Peak Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			10.0 mA
IOL(avg)	LOW Average Output Current	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1			5.0 mA

NOTES:

1. Referenced to $V_{CC1} = V_{CC2} = 2.7$ to $5.5V$ at $T_{opr} = -20$ to 85°C / -40 to 85°C unless otherwise specified.
2. The Average Output Current is the mean value within 100ms.
3. The total $IO_{L(peak)}$ for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be 80mA max. The total $IO_{L(peak)}$ for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total $IO_{H(peak)}$ for ports P0, P1, and P2 must be -40mA max. The total $IO_{H(peak)}$ for ports P3, P4, P5, P12, and P13 must be -40mA max. The total $IO_{H(peak)}$ for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total $IO_{H(peak)}$ for ports P8_6, P8_7, P9, P10, P14_0, and P14_1 must be -40mA max. Set Average Output Current to 1/2 of peak. The total $IO_{H(peak)}$ for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.
4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.


Table 5.3 Recommended Operating Conditions (2) ⁽¹⁾

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
f(XIN)	Main Clock Input Oscillation Frequency ⁽²⁾	VCC1=3.0V to 5.5V	0	16	MHz
		VCC1=2.7V to 3.0V	0	20×VCC1 -44	MHz
f(XCIN)	Sub-Clock Oscillation Frequency		32.768	50	kHz
f(Ring)	On-chip Oscillation Frequency	0.5	1	2	MHz
f(PLL)	PLL Clock Oscillation Frequency ⁽²⁾	VCC1=3.0V to 5.5V	10	24	MHz
		VCC1=2.7V to 3.0V	10	46.67×VCC1 -116	MHz
f(BCLK)	CPU Operation Clock	0		24	MHz
tsu(PLL)	PLL Frequency Synthesizer Stabilization Wait Time	VCC1=5.5V		20	ms
		VCC1=3.0V		50	ms

NOTES:

1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at $T_{opr} = -20$ to 85°C / -40 to 85°C unless otherwise specified.
2. Relationship between main clock oscillation frequency, and supply voltage.

Main clock input oscillation frequency



PLL clock oscillation frequency




Table 5.4 A/D Conversion Characteristics⁽¹⁾

Symbol	Parameter		Measuring Condition	Standard			Unit	
				Min.	Typ.	Max.		
-	Resolution		V _{REF} =V _{CC1}			10	Bits	
INL	Integral Non-Linearity Error	10bit	V _{REF} =V _{CC1} =5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
			External operation amp connection mode			±7	LSB	
			V _{REF} =V _{CC1} =3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
			External operation amp connection mode			±7	LSB	
		8bit	V _{REF} =V _{CC1} =5V, 3.3V			±2	LSB	
-	Absolute Accuracy	10bit	V _{REF} =V _{CC1} =5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
			External operation amp connection mode			±7	LSB	
			V _{REF} =V _{CC1} =3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
			External operation amp connection mode			±7	LSB	
		8bit	V _{REF} =V _{CC1} =5V, 3.3V			±2	LSB	
-	Tolerance Level Impedance				3		kΩ	
DNL	Differential Non-Linearity Error					±1	LSB	
-	Offset Error					±3	LSB	
-	Gain Error					±3	LSB	
R _{LADDER}	Ladder Resistance		V _{REF} =V _{CC1}	10		40	kΩ	
t _{CONV}	10-bit Conversion Time, Sample & Hold Available		V _{REF} =V _{CC1} =5V, φAD=12MHz	2.75			μs	
t _{CONV}	8-bit Conversion Time, Sample & Hold Available		V _{REF} =V _{CC1} =5V, φAD=12MHz	2.33			μs	
t _{SAMP}	Sampling Time			0.25			μs	
V _{REF}	Reference Voltage			2.0		V _{CC1}	V	
V _{IA}	Analog Input Voltage			0		V _{REF}	V	

NOTES:

1. Referenced to V_{CC1}=AV_{CC}=V_{REF}=3.3 to 5.5V, V_{SS}=AV_{SS}=0V at T_{opr} = -20 to 85°C / -40 to 85°C unless otherwise specified.
2. If V_{CC1} > V_{CC2}, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.
3. φAD frequency must be 12 MHz or less. And divide the fAD if V_{CC1} is less than 4.0V, and φAD frequency into 10 MHz or less.
4. When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 3.
When sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 3.

Table 5.9 Low Voltage Detection Circuit Electrical Characteristics

Symbol	Parameter	Measuring Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det4}	Low Voltage Detection Voltage (1)	V _{CC1} =0.8V to 5.5V	3.3	3.8	4.4	V
V _{det3}	Reset Level Detection Voltage (1, 2)		2.2	2.8	3.6	V
V _{det4} -V _{det3}	Electric potential difference of Low Voltage Detection and Reset Level Detection		0.3			V
V _{det3s}	Low Voltage Reset Retention Voltage				0.8	V
V _{det3r}	Low Voltage Reset Release Voltage (3)		2.2	2.9	4.0	V

NOTES:

1. V_{det4} > V_{det3}.
2. Where reset level detection voltage is less than 2.7 V, if the supply power voltage is greater than the reset level detection voltage, the microcomputer operates with f(BCLK) ≤ 10MHz.
3. V_{det3r} > V_{det3} is not guaranteed.
4. The voltage detection circuit is designed to use when V_{CC1} is set to 5V.

Table 5.10 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring Condition	Standard			Unit
			Min.	Typ.	Max.	
t _d (P-R)	Time for Internal Power Supply Stabilization During Powering-On	V _{CC1} =2.7V to 5.5V			2	ms
t _d (R-S)	STOP Release Time				150	μs
t _d (W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs
t _d (S-R)	Brown-out Detection Reset (Hardware Reset 2) Release Wait Time	V _{CC1} =V _{det3r} to 5.5V		6 (1)	20	ms
t _d (E-A)	Low Voltage Detection Circuit Operation Start Time	V _{CC1} =2.7V to 5.5V			20	μs

NOTES:

1. When V_{CC1} = 5V.





Figure 5.1 Power Supply Circuit Timing Diagram

**Figure 5.9 Timing Diagram (7)**

$$V_{CC1}=V_{CC2}=3V$$

Timing Requirements(V_{CC1} = V_{CC2} = 3V, V_{SS} = 0V, at T_{opr} = -20 to 85°C / -40 to 85°C unless otherwise specified)**Table 5.34 Timer A Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TA)	TAiIN Input Cycle Time	150		ns
t _w (TAH)	TAiIN Input HIGH Pulse Width	60		ns
t _w (TAL)	TAiIN Input LOW Pulse Width	60		ns

Table 5.35 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TA)	TAiIN Input Cycle Time	600		ns
t _w (TAH)	TAiIN Input HIGH Pulse Width	300		ns
t _w (TAL)	TAiIN Input LOW Pulse Width	300		ns

Table 5.36 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TA)	TAiIN Input Cycle Time	300		ns
t _w (TAH)	TAiIN Input HIGH Pulse Width	150		ns
t _w (TAL)	TAiIN Input LOW Pulse Width	150		ns

Table 5.37 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _w (TAH)	TAiIN Input HIGH Pulse Width	150		ns
t _w (TAL)	TAiIN Input LOW Pulse Width	150		ns

Table 5.38 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (UP)	TAiOUT Input Cycle Time	3000		ns
t _w (UPH)	TAiOUT Input HIGH Pulse Width	1500		ns
t _w (UPL)	TAiOUT Input LOW Pulse Width	1500		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	600		ns
th(TIN-UP)	TAiOUT Input Hold Time	600		ns


Table 5.39 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TA)	TAiIN Input Cycle Time	2		μs
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	500		ns
tsu(TAOUT-TAIN)	TAiIN Input Setup Time	500		ns


Memory Expansion Mode, Microprocessor Mode
(for 1-wait setting and external area access)

$V_{CC1}=V_{CC2}=3V$

Read timing



Write timing



Measuring conditions

- $V_{CC1}=V_{CC2}=3V$
- Input timing voltage : $V_{IL}=0.6V$, $V_{IH}=2.4V$
- Output timing voltage : $V_{OL}=1.5V$, $V_{OH}=1.5V$

Figure 5.17 Timing Diagram (5)

Table 5.50 Recommended Operating Conditions (1) ⁽¹⁾

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
Vcc1, Vcc2	Supply Voltage (Vcc1 = Vcc2)	4.0	5.0	5.5	V
AVcc	Analog Supply Voltage		Vcc1		V
Vss	Supply Voltage		0		V
AVss	Analog Supply Voltage		0		V
VIH	HIGH Input Voltage ⁽⁴⁾	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0.8Vcc2		Vcc2
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0.8Vcc2		Vcc2
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0.8Vcc1		Vcc1
		P7_0, P7_1	0.8Vcc1	6.5	V
VIL	LOW Input Voltage ⁽⁴⁾	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0		0.2Vcc2
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0		0.2Vcc2
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0		0.2Vcc
IOH(peak)	HIGH Peak Output Current ⁽⁴⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1		-10.0	mA
IOH(avg)	HIGH Average Output Current ⁽⁴⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1		-5.0	mA
IOL(peak)	LOW Peak Output Current ⁽⁴⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1		10.0	mA
IOL(avg)	LOW Average Output Current ⁽⁴⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1		5.0	mA
f(XIN)	Main Clock Input Oscillation Frequency	VCC=4.0V to 5.5V	0	16	MHz
f(XCIN)	Sub-Clock Oscillation Frequency		32.768	50	kHz
f(Ring)	On-chip Oscillation Frequency		0.5	1	MHz
f(PLL)	PLL Clock Oscillation Frequency	VCC=4.0V to 5.5V	10	24	MHz
f(BCLK)	CPU Operation Clock		0	24	MHz
tsu(PLL)	PLL Frequency Synthesizer Stabilization Wait Time	VCC=5.5V		20	ms

NOTES:

1. Referenced to Vcc1 = Vcc2 = 4.7 to 5.5V at $T_{opr} = -40$ to 85°C / -40 to 125°C unless otherwise specified.
T version = -40 to 85°C , V version = -40 to 125°C .
2. The Average Output Current is the mean value within 100ms.
3. The total IOL(peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P1, P14_0 and P14_1 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total IOH(peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.
As for 80-pin version, the total IOL(peak) for all ports and IOH(peak) must be 80mA max. due to one Vcc and one Vss.
4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Table 5.51 A/D Conversion Characteristics (1)

Symbol	Parameter		Measuring Condition	Standard			Unit
				Min.	Typ.	Max.	
-	Resolution		V _{REF} =V _{CC1}			10	Bits
INL	Integral Non-Linearity Error	10bit	V _{REF} =V _{CC1} =5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input		±3	LSB
				External operation amp connection mode		±7	LSB
		8bit	V _{REF} =V _{CC1} =5V			±2	LSB
-	Absolute Accuracy	10bit	V _{REF} =V _{CC1} =5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input		±3	LSB
				External operation amp connection mode		±7	LSB
		8bit	V _{REF} =V _{CC1} =5V			±2	LSB
-	Tolerance Level Impedance				3		kΩ
DNL	Differential Non-Linearity Error					±1	LSB
-	Offset Error					±3	LSB
-	Gain Error					±3	LSB
RLADDER	Ladder Resistance		V _{REF} =V _{CC1}	10		40	kΩ
tconv	10-bit Conversion Time, Sample & Hold Function Available		V _{REF} =V _{CC1} =5V, φAD=12MHz	2.75			μs
tconv	8-bit Conversion Time, Sample & Hold Function Available		V _{REF} =V _{CC1} =5V, φAD=12MHz	2.33			μs
tsamp	Sampling Time			0.25			μs
V _{REF}	Reference Voltage			2.0		V _{CC1}	V
V _{IA}	Analog Input Voltage			0		V _{REF}	V

NOTES:

1. Referenced to V_{CC1}=AV_{CC}=V_{REF}=4.0 to 5.5V, V_{SS}=AV_{SS}=0V at T_{opr} = -40 to 85°C / -40 to 125°C unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C
2. φAD frequency must be 12 MHz or less.
3. When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 2. When sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 2.

Table 5.52 D/A Conversion Characteristics (1)

Symbol	Parameter		Measuring Condition	Standard			Unit
				Min.	Typ.	Max.	
-	Resolution					8	Bits
-	Absolute Accuracy					1.0	%
tsu	Setup Time					3	μs
Ro	Output Resistance			4	10	20	kΩ
I _{VREF}	Reference Power Supply Input Current	(NOTE 2)				1.5	mA

NOTES:

1. Referenced to V_{CC1}=V_{REF}=4.0 to 5.5V, V_{SS}=AV_{SS}=0V at T_{opr} = -40 to 85°C / -40 to 125°C unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C
2. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, when D/A register contents are not "00h", the I_{VREF} will flow even if Vref is disconnected by the A/D control register.




Figure 5.25 Timing Diagram (2)

REVISION HISTORY		M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual	
Rev.	Date	Description	
		Page	Summary
		40 57 70 72 73 74 76 79	Table 5.24 is partly revised. Table 5.43 is partly revised. Table 5.48 is partly revised. Table 5.50 is partly revised. Table 5.53 is partly revised. Table 5.55 is revised. Table 5.57 is partly revised. Table 5.69 is partly revised.
2.41	Jan 01, 2006	- 2-4 7 8 9 10 11 12 13 14 15-17 18-19 20-21 22 23-24 25-29 34 43 45 46	voltage down detection reset -> brown-out detection Reset Tables 1.1 to 1.3 Performance outline of M16C/62P group are partly revised. Table 1.4 Product List (1) is partly revised. Note 1 is added. Table 1.5 Product List (2) is partly revised. Note 1, 2 and 3 are added. Table 1.6 Product List (3) is partly revised. Note 1 and 2 are added. Table 1.7 Product List (4) is partly revised. Note 1 and 2 are added. Figure 1.3 Type No., Memory Size, Shows RAM capacity, and Package is partly revised Table 1.8 Product Code of Flash Memory version and ROMless version for M16C/62P is partly revised. Table 1.9 Product Code of Flash Memory version for M16C/62P is partly revised. Figure 1.6 Pin Configuration (Top View) is partly revised. Tables 1.10 to 1.12 Pin Characteristics for 128-Pin Package are added. Figure 1.7 and 1.8 Pin Configuration (Top View) are partly revised. Tables 1.13 to 1.14 Pin Characteristics for 100-Pin Package are added. Figure 1.9 Pin Configuration (Top View) is partly revised. Tables 1.15 to 1.16 Pin Characteristics for 80-Pin Package are added. Tables 1.17 to 1.21 are partly revised. Note 4 of Table 4.1 SFR Information is partly revised. Table 5.4 A/D Conversion Characteristics is partly revised. Table 5.6 Flash Memory Version Electrical Characteristics for 100 cycle products is partly revised. Table 5.7 Flash Memory Version Electrical Characteristics for 10,000 cycle products is partly revised. Table 5.8 Flash Memory Version Program / Erase Voltage and Read Operation Voltage Characteristics is partly revised. Table 5.9 Low Voltage Detection Circuit Electrical Characteristics is partly revised.