



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | M16C/60 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | I ² C, IEBus, UART/USART |
| Peripherals | DMA, WDT |
| Number of I/O | 50 |
| Program Memory Size | - |
| Program Memory Type | ROMless |
| EEPROM Size | - |
| RAM Size | 20K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 26x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/m30624spgp-u3c |

Table 1.3 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(80-pin version)

| | Item | Performance | |
|-------------------------------|-------------------------------------|---|--|
| | | M16C/62P | M16C/62PT ⁽⁴⁾ |
| CPU | Number of Basic Instructions | 91 instructions | |
| | Minimum Instruction Execution Time | 41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V) 100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V) | 41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V) |
| | Operating Mode | Single-chip mode | |
| | Address Space | 1 Mbyte | |
| | Memory Capacity | See Table 1.4 to 1.7 Product List | |
| Peripheral Function | Port | Input/Output : 70 pins, Input : 1 pin | |
| | Multifunction Timer | Timer A : 16 bits x 5 channels (Timer A1 and A2 are internal timer), Timer B : 16 bits x 6 channels (Timer B1 is internal timer) | |
| | Serial Interface | 2 channels Clock synchronous, UART, I ² C bus ⁽¹⁾ , IEbus ⁽²⁾ 1 channel Clock synchronous, I ² C bus ⁽¹⁾ , IEbus ⁽²⁾ 2 channels Clock synchronous (1 channel is only transmission) | |
| | A/D Converter | 10-bit A/D converter: 1 circuit, 26 channels | |
| | D/A Converter | 8 bits x 2 channels | |
| | DMAC | 2 channels | |
| | CRC Calculation Circuit | CCITT-CRC | |
| | Watchdog Timer | 15 bits x 1 channel (with prescaler) | |
| | Interrupt | Internal: 29 sources, External: 5 sources, Software: 4 sources, Priority level: 7 levels | |
| | Clock Generation Circuit | 4 circuits Main clock generation circuit (*), Subclock generation circuit (*), On-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor. | |
| | Oscillation Stop Detection Function | Stop detection of main clock oscillation, re-oscillation detection function | |
| Electric Characteristics | Voltage Detection Circuit | Available (option ⁽⁴⁾) | Absent |
| | Supply Voltage | VCC1=3.0 to 5.5 V, (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, (f(BCLK=10MHz) | VCC1=4.0 to 5.5V, (f(BCLK=24MHz) |
| | Power Consumption | 14 mA (VCC1=5V, f(BCLK)=24MHz) 8 mA (VCC1=3V, f(BCLK)=10MHz) 1.8μA (VCC1=3V, f(XCIN)=32kHz, wait mode) 0.7μA (VCC1=3V, stop mode) | 14 mA (VCC1=5V, f(BCLK)=24MHz) 2.0μA (VCC1=5V, f(XCIN)=32kHz, wait mode) 0.8μA (VCC1=5V, stop mode) |
| Flash memory version | Program/Erase Supply Voltage | 3.3 ± 0.3V or 5.0 ± 0.5V | |
| | Program and Erase Endurance | 100 times (all area) or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1) ⁽³⁾ | |
| Operating Ambient Temperature | | -20 to 85°C, -40 to 85°C ⁽³⁾ | T version : -40 to 85°C V version : -40 to 125°C |
| Package | | 80-pin plastic mold QFP | |

NOTES:

- I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- IEbus is a registered trademark of NEC Electronics Corporation.
- See **Table 1.8 and 1.9 Product Code** for the program and erase endurance, and operating ambient temperature.
In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- All options are on request basis.




Figure 1.2 M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version Block Diagram

1.4 Product List

Table 1.4 to 1.7 list the product list, Figure 1.3 shows the Type No., Memory Size, and Package, Table 1.8 lists the Product Code of Flash Memory version and ROMless version for M16C/62P, and Table 1.9 lists the Product Code of Flash Memory version for M16C/62PT. Figure 1.4 shows the Marking Diagram of Flash Memory version and ROM-less version for M16C/62P (Top View), and Figure 1.5 shows the Marking Diagram of Flash Memory version for M16C/62PT (Top View) at the time of ROM order.

Table 1.4 Product List (1) (M16C/62P)**As of Dec. 2005**

| Type No. | ROM Capacity | RAM Capacity | Package Type (1) | Remarks |
|-----------------|--------------|--------------|------------------|------------------|
| M30622M6P-XXXFP | 48 Kbytes | 4 Kbytes | PRQP0100JB-A | Mask ROM version |
| M30622M6P-XXXGP | | | PLQP0100KB-A | |
| M30622M8P-XXXFP | 64 Kbytes | 4 Kbytes | PRQP0100JB-A | |
| M30622M8P-XXXGP | | | PLQP0100KB-A | |
| M30623M8P-XXXGP | | | PRQP0080JA-A | |
| M30622MAP-XXXFP | 96 Kbytes | 5 Kbytes | PRQP0100JB-A | |
| M30622MAP-XXXGP | | | PLQP0100KB-A | |
| M30623MAP-XXXGP | | | PRQP0080JA-A | |
| M30620MCP-XXXFP | 128 Kbytes | 10 Kbytes | PRQP0100JB-A | |
| M30620MCP-XXXGP | | | PLQP0100KB-A | |
| M30621MCP-XXXGP | | | PRQP0080JA-A | |
| M30622MEP-XXXFP | 192 Kbytes | 12 Kbytes | PRQP0100JB-A | |
| M30622MEP-XXXGP | | | PLQP0100KB-A | |
| M30623MEP-XXXGP | | | PLQP0128KB-A | |
| M30622MGP-XXXFP | 256 Kbytes | 12 Kbytes | PRQP0100JB-A | |
| M30622MGP-XXXGP | | | PLQP0100KB-A | |
| M30623MGP-XXXGP | | | PLQP0128KB-A | |
| M30624MGP-XXXFP | 256 Kbytes | 20 Kbytes | PRQP0100JB-A | |
| M30624MGP-XXXGP | | | PLQP0100KB-A | |
| M30625MGP-XXXGP | | | PLQP0128KB-A | |
| M30622MWP-XXXFP | 320 Kbytes | 16 Kbytes | PRQP0100JB-A | |
| M30622MWP-XXXGP | | | PLQP0100KB-A | |
| M30623MWP-XXXGP | | | PLQP0128KB-A | |
| M30624MWP-XXXFP | 320 Kbytes | 24 Kbytes | PRQP0100JB-A | |
| M30624MWP-XXXGP | | | PLQP0100KB-A | |
| M30625MWP-XXXGP | | | PLQP0128KB-A | |
| M30626MWP-XXXFP | 320 Kbytes | 31 Kbytes | PRQP0100JB-A | |
| M30626MWP-XXXGP | | | PLQP0100KB-A | |
| M30627MWP-XXXGP | | | PLQP0128KB-A | |

(D): Under development

NOTES:

- The old package type numbers of each package type are as follows.
 PLQP0128KB-A : 128P6Q-A,
 PRQP0100JB-A : 100P6S-A,
 PLQP0100KB-A : 100P6Q-A,
 PRQP0080JA-A : 80P6S-A

Table 1.5 Product List (2) (M16C/62P)**As of Dec. 2005**

| Type No. | ROM Capacity | RAM Capacity | Package Type (1) | Remarks |
|--------------------------------|---------------|--------------|------------------|--------------------------|
| M30622MHP-XXXFP | 384 Kbytes | 16 Kbytes | PRQP0100JB-A | Mask ROM version |
| M30622MHP-XXXGP | | | PLQP0100KB-A | |
| M30623MHP-XXXGP | | | PLQP0128KB-A | |
| M30624MHP-XXXFP | | 24 Kbytes | PRQP0100JB-A | |
| M30624MHP-XXXGP | | | PLQP0100KB-A | |
| M30625MHP-XXXGP | | | PLQP0128KB-A | |
| M30626MHP-XXXFP | | 31 Kbytes | PRQP0100JB-A | |
| M30626MHP-XXXGP | | | PLQP0100KB-A | |
| M30627MHP-XXXGP | | | PLQP0128KB-A | |
| M30626MJP-XXXFP (D) | 512 Kbytes | 31 Kbytes | PRQP0100JB-A | Flash memory version (2) |
| M30626MJP-XXXGP (D) | | | PLQP0100KB-A | |
| M30627MJP-XXXGP (D) | | | PLQP0128KB-A | |
| M30622F8PFP | 64K+4 Kbytes | 4 Kbytes | PRQP0100JB-A | |
| M30622F8PGP | | | PLQP0100KB-A | |
| M30623F8PGP | | | PRQP0080JA-A | |
| M30620FCPFP | 128K+4 Kbytes | 10 Kbytes | PRQP0100JB-A | |
| M30620FCPGP | | | PLQP0100KB-A | |
| M30621FCPGP | | | PRQP0080JA-A | |
| M3062LFGPFP ⁽³⁾ (D) | 256K+4 Kbytes | 20 Kbytes | PRQP0100JB-A | |
| M3062LFGPGP ⁽³⁾ (D) | | | PLQP0100KB-A | |
| M30625FGPGP | | | PLQP0128KB-A | |
| M30626FHPFP | 384K+4 Kbytes | 31 Kbytes | PRQP0100JB-A | |
| M30626FHPGP | | | PLQP0100KB-A | |
| M30627FHPGP | | | PLQP0128KB-A | |
| M30626FJPPF | 512K+4 Kbytes | 31 Kbytes | PRQP0100JB-A | |
| M30626FJPGP | | | PLQP0100KB-A | |
| M30627FJPGP | | | PLQP0128KB-A | |
| M30622SPFP | - | 4 Kbytes | PRQP0100JB-A | ROM-less version |
| M30622SPGP | | | PLQP0100KB-A | |
| M30620SPFP | | 10 Kbytes | PRQP0100JB-A | |
| M30620SPGP | | | PLQP0100KB-A | |
| M30624SPFP (D) | - | 20 Kbytes | PRQP0100JB-A | |
| M30624SPGP (D) | | | PLQP0100KB-A | |
| M30626SPFP (D) | | 31 Kbytes | PRQP0100JB-A | |
| M30626SPGP (D) | | | PLQP0100KB-A | |

(D): Under development

NOTES:

- The old package type numbers of each package type are as follows.
PLQP0128KB-A : 128P6Q-A,
PRQP0100JB-A : 100P6S-A,
PLQP0100KB-A : 100P6Q-A,
PRQP0080JA-A : 80P6S-A
- In the flash memory version, there is 4K bytes area (block A).
- Please use M3062LFGPFP and M3062LFGPGP for your new system instead of M30624FGPFP and M30624FGPGP. The M16C/62P Group (M16C/62P, M16C/62PT) hardware manual is still good for M30624FGPFP and M30624FGPGP.

| | | | | |
|-------------|---------------|-----------|--------------|----------------------|
| M30624FGPFP | 256K+4 Kbytes | 20 Kbytes | PRQP0100JB-A | Flash memory version |
| M30624FGPGP | | | PLQP0100KB-A | |

Table 1.14 Pin Characteristics for 100-Pin Package (2)

| Pin No. | Control Pin | Port | Interrupt Pin | Timer Pin | UART Pin | Analog Pin | Bus Control Pin |
|---------|-------------|------|---------------|-----------|----------|------------|-----------------|
| FP | GP | | | | | | |
| 51 | 49 | | P4_3 | | | | A19 |
| 52 | 50 | | P4_2 | | | | A18 |
| 53 | 51 | | P4_1 | | | | A17 |
| 54 | 52 | | P4_0 | | | | A16 |
| 55 | 53 | | P3_7 | | | | A15 |
| 56 | 54 | | P3_6 | | | | A14 |
| 57 | 55 | | P3_5 | | | | A13 |
| 58 | 56 | | P3_4 | | | | A12 |
| 59 | 57 | | P3_3 | | | | A11 |
| 60 | 58 | | P3_2 | | | | A10 |
| 61 | 59 | | P3_1 | | | | A9 |
| 62 | 60 | VCC2 | | | | | |
| 63 | 61 | | P3_0 | | | | A8(/-/D7) |
| 64 | 62 | VSS | | | | | |
| 65 | 63 | | P2_7 | | | AN2_7 | A7(/D7/D6) |
| 66 | 64 | | P2_6 | | | AN2_6 | A6(/D6/D5) |
| 67 | 65 | | P2_5 | | | AN2_5 | A5(/D5/D4) |
| 68 | 66 | | P2_4 | | | AN2_4 | A4(/D4/D3) |
| 69 | 67 | | P2_3 | | | AN2_3 | A3(/D3/D2) |
| 70 | 68 | | P2_2 | | | AN2_2 | A2(/D2/D1) |
| 71 | 69 | | P2_1 | | | AN2_1 | A1(/D1/D0) |
| 72 | 70 | | P2_0 | | | AN2_0 | A0(/D0/-) |
| 73 | 71 | | P1_7 | INT5 | | | D15 |
| 74 | 72 | | P1_6 | INT4 | | | D14 |
| 75 | 73 | | P1_5 | INT3 | | | D13 |
| 76 | 74 | | P1_4 | | | | D12 |
| 77 | 75 | | P1_3 | | | | D11 |
| 78 | 76 | | P1_2 | | | | D10 |
| 79 | 77 | | P1_1 | | | | D9 |
| 80 | 78 | | P1_0 | | | | D8 |
| 81 | 79 | | P0_7 | | | AN0_7 | D7 |
| 82 | 80 | | P0_6 | | | AN0_6 | D6 |
| 83 | 81 | | P0_5 | | | AN0_5 | D5 |
| 84 | 82 | | P0_4 | | | AN0_4 | D4 |
| 85 | 83 | | P0_3 | | | AN0_3 | D3 |
| 86 | 84 | | P0_2 | | | AN0_2 | D2 |
| 87 | 85 | | P0_1 | | | AN0_1 | D1 |
| 88 | 86 | | P0_0 | | | AN0_0 | D0 |
| 89 | 87 | | P10_7 | KI3 | | AN7 | |
| 90 | 88 | | P10_6 | KI2 | | AN6 | |
| 91 | 89 | | P10_5 | KI1 | | AN5 | |
| 92 | 90 | | P10_4 | KI0 | | AN4 | |
| 93 | 91 | | P10_3 | | | AN3 | |
| 94 | 92 | | P10_2 | | | AN2 | |
| 95 | 93 | | P10_1 | | | AN1 | |
| 96 | 94 | AVSS | | | | | |
| 97 | 95 | | P10_0 | | | AN0 | |
| 98 | 96 | VREF | | | | | |
| 99 | 97 | AVCC | | | | | |
| 100 | 98 | | P9_7 | | SIN4 | ADTRG | |

1.6 Pin Description

Table 1.17 Pin Description (100-pin and 128-pin Version) (1)

| Signal Name | Pin Name | I/O Type | Power Supply ⁽³⁾ | Description |
|--------------------------------------|-------------------------|----------|-----------------------------|--|
| Power supply input | VCC1,VCC2 VSS | I | — | Apply 2.7 to 5.5 V to the VCC1 and VCC2 pins and 0 V to the VSS pin. The VCC apply condition is that $VCC1 \geq VCC2$. (1, 2) |
| Analog power supply input | AVCC AVSS | I | VCC1 | Applies the power supply for the A/D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS. |
| Reset input | RESET | I | VCC1 | The microcomputer is in a reset state when applying "L" to the this pin. |
| CNVSS | CNVSS | I | VCC1 | Switches processor mode. Connect this pin to VSS to when after a reset to start up in single-chip mode. Connect this pin to VCC1 to start up in microprocessor mode. |
| External data bus width select input | BYTE | I | VCC1 | Switches the data bus in external memory space. The data bus is 16 bits long when the this pin is held "L" and 8 bits long when the this pin is held "H". Set it to either one. Connect this pin to VSS when an single-chip mode. |
| Bus control pins (4) | D0 to D7 | I/O | VCC2 | Inputs and outputs data (D0 to D7) when these pins are set as the separate bus. |
| | D8 to D15 | I/O | VCC2 | Inputs and outputs data (D8 to D15) when external 16-bit data bus is set as the separate bus. |
| | A0 to A19 | O | VCC2 | Output address bits (A0 to A19). |
| | A0/D0 to A7/D7 | I/O | VCC2 | Input and output data (D0 to D7) and output address bits (A0 to A7) by timesharing when external 8-bit data bus are set as the multiplexed bus. |
| | A1/D0 to A8/D7 | I/O | VCC2 | Input and output data (D0 to D7) and output address bits (A1 to A8) by timesharing when external 16-bit data bus are set as the multiplexed bus. |
| | CS0 to CS3 | O | VCC2 | Output CS0 to CS3 signals. CS0 to CS3 are chip-select signals to specify an external space. |
| | WRL/WR WRH/BHE RD | O | VCC2 | <p>Output WRL, WRH, (WR, BHE), RD signals. WRL and WRH or BHE and WR can be switched by program.</p> <ul style="list-style-type: none"> • WRL, WRH and RD are selected <p>The WRL signal becomes "L" by writing data to an even address in an external memory space.</p> <p>The WRH signal becomes "L" by writing data to an odd address in an external memory space.</p> <p>The RD pin signal becomes "L" by reading data in an external memory space.</p> <ul style="list-style-type: none"> • WR, BHE and RD are selected <p>The WR signal becomes "L" by writing data in an external memory space.</p> <p>The RD signal becomes "L" by reading data in an external memory space.</p> <p>The BHE signal becomes "L" by accessing an odd address.</p> <p>Select WR, BHE and RD for an external 8-bit data bus.</p> |
| | ALE | O | VCC2 | ALE is a signal to latch the address. |
| | HOLD | I | VCC2 | While the HOLD pin is held "L", the microcomputer is placed in a hold state. |
| | HLDA | O | VCC2 | In a hold state, HLDA outputs a "L" signal. |
| | RDY | I | VCC2 | While applying a "L" signal to the RDY pin, the microcomputer is placed in a wait state. |

I : Input O : Output I/O : Input and output

Power Supply : Power supplies which relate to the external bus pins are separated as VCC2, thus they can be interfaced using the different voltage as VCC1.

NOTES:

1. In this manual, hereafter, VCC refers to VCC1 unless otherwise noted.
2. In M16C/62PT, apply 4.0 to 5.5 V to the VCC1 and VCC2 pins. Also the apply condition is that $VCC1 = VCC2$.
3. When use $VCC1 > VCC2$, contacts due to some points or restrictions to be checked.
4. Bus control pins in M16C/62PT cannot be used.

Table 1.21 Pin Description (80-pin Version) (2)

| Signal Name | Pin Name | I/O Type | Power Supply ⁽¹⁾ | Description |
|-------------------------|--|----------|-----------------------------|---|
| Reference voltage input | VREF | I | VCC1 | Applies the reference voltage for the A/D converter and D/A converter. |
| A/D converter | AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7 | I | VCC1 | Analog input pins for the A/D converter. |
| | ADTRG | I | VCC1 | This is an A/D trigger input pin. |
| | ANEX0 | I/O | VCC1 | This is the extended analog input pin for the A/D converter, and is the output in external op-amp connection mode. |
| | ANEX1 | I | VCC1 | This is the extended analog input pin for the A/D converter. |
| D/A converter | DA0, DA1 | O | VCC1 | This is the output pin for the D/A converter. |
| I/O port ⁽¹⁾ | P0_0 to P0_7, P2_0 to P2_7, P3_0 to P3_7, P5_0 to P5_7, P6_0 to P6_7, P10_0 to P10_7 | I/O | VCC1 | 8-bit I/O ports in CMOS, having a direction register to select an input or output. Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program. |
| | P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7 | I/O | VCC1 | I/O ports having equivalent functions to P0. |
| | P4_0 to P4_3, P7_0, P7_1, P7_6, P7_7 | I/O | VCC1 | I/O ports having equivalent functions to P0. (however, output of P7_0 and P7_1 for the N-channel open drain output.) |
| Input port | P8_5 | I | VCC1 | Input pin for the \overline{NMI} interrupt. Pin states can be read by the P8_5 bit in the P8 register. |

I : Input O : Output I/O : Input and output

NOTES:

- There is no external connections for port P1, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version. Set the direction bits in these ports to "1" (output mode), and set the output data to "0" ("L") using the program.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is “0”; USP is selected when the U flag is “1”.

The U flag is cleared to “0” when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write “0”. When read, its content is indeterminate.

Table 4.5 SFR Information (5) ⁽¹⁾

| Address | Register | Symbol | After Reset |
|---------|---|--------|--------------------|
| 0380h | Count Start Flag | TABSR | 00h |
| 0381h | Clock Prescaler Reset Flag | CPSRF | XXXXXXXXb |
| 0382h | One-Shot Start Flag | ONSF | 00h |
| 0383h | Trigger Select Register | TRGSR | 00h |
| 0384h | Up-Down Flag | UDF | 00h ⁽²⁾ |
| 0385h | | | |
| 0386h | Timer A0 Register | TA0 | XXh XXh |
| 0387h | | | |
| 0388h | Timer A1 Register | TA1 | XXh XXh |
| 0389h | | | |
| 038Ah | Timer A2 Register | TA2 | XXh XXh |
| 038Bh | | | |
| 038Ch | Timer A3 Register | TA3 | XXh XXh |
| 038Dh | | | |
| 038Eh | Timer A4 Register | TA4 | XXh XXh |
| 038Fh | | | |
| 0390h | Timer B0 Register | TB0 | XXh XXh |
| 0391h | | | |
| 0392h | Timer B1 Register | TB1 | XXh XXh |
| 0393h | | | |
| 0394h | Timer B2 Register | TB2 | XXh XXh |
| 0395h | | | |
| 0396h | Timer A0 Mode Register | TA0MR | 00h |
| 0397h | Timer A1 Mode Register | TA1MR | 00h |
| 0398h | Timer A2 Mode Register | TA2MR | 00h |
| 0399h | Timer A3 Mode Register | TA3MR | 00h |
| 039Ah | Timer A4 Mode Register | TA4MR | 00h |
| 039Bh | Timer B0 Mode Register | TB0MR | 00XX0000b |
| 039Ch | Timer B1 Mode Register | TB1MR | 00XX0000b |
| 039Dh | Timer B2 Mode Register | TB2MR | 00XX0000b |
| 039Eh | Timer B2 Special Mode Register | TB2SC | XXXXXX00b |
| 039Fh | | | |
| 03A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 03A1h | UART0 Bit Rate Generator | U0BRG | XXh |
| 03A2h | UART0 Transmit Buffer Register | U0TB | XXh XXh |
| 03A3h | | | |
| 03A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 03A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00XX0010b |
| 03A6h | UART0 Receive Buffer Register | U0RB | XXh XXh |
| 03A7h | | | |
| 03A8h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 03A9h | UART1 Bit Rate Generator | U1BRG | XXh |
| 03AAh | UART1 Transmit Buffer Register | U1TB | XXh XXh |
| 03ABh | | | |
| 03ACh | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 03ADh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00XX0010b |
| 03AEh | UART1 Receive Buffer Register | U1RB | XXh XXh |
| 03AFh | | | |
| 03B0h | UART Transmit/Receive Control Register 2 | UCON | X0000000b |
| 03B1h | | | |
| 03B2h | | | |
| 03B3h | | | |
| 03B4h | | | |
| 03B5h | | | |
| 03B6h | | | |
| 03B7h | | | |
| 03B8h | DMA0 Request Factor Select Register | DM0SL | 00h |
| 03B9h | | | |
| 03BAh | DMA1 Request Factor Select Register | DM1SL | 00h |
| 03BBh | | | |
| 03BCh | CRC Data Register | CRCD | XXh |
| 03BDh | | | XXh |
| 03BEh | CRC Input Register | CRCIN | XXh |
| 03BFh | | | |

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
2. Bit 5 in the Up-down flag is "0" by reset. However, The values in these bits when read are indeterminate.

X : Nothing is mapped to this bit


Table 5.3 Recommended Operating Conditions (2) ⁽¹⁾

| Symbol | Parameter | Standard | | | Unit |
|----------|---|-------------------|--------|-----------------|------|
| | | Min. | Typ. | Max. | |
| f(XIN) | Main Clock Input Oscillation Frequency ⁽²⁾ | VCC1=3.0V to 5.5V | 0 | 16 | MHz |
| | | VCC1=2.7V to 3.0V | 0 | 20×VCC1 -44 | MHz |
| f(XCIN) | Sub-Clock Oscillation Frequency | | 32.768 | 50 | kHz |
| f(Ring) | On-chip Oscillation Frequency | 0.5 | 1 | 2 | MHz |
| f(PLL) | PLL Clock Oscillation Frequency ⁽²⁾ | VCC1=3.0V to 5.5V | 10 | 24 | MHz |
| | | VCC1=2.7V to 3.0V | 10 | 46.67×VCC1 -116 | MHz |
| f(BCLK) | CPU Operation Clock | 0 | | 24 | MHz |
| tsu(PLL) | PLL Frequency Synthesizer Stabilization Wait Time | VCC1=5.5V | | 20 | ms |
| | | VCC1=3.0V | | 50 | ms |

NOTES:

1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at $T_{opr} = -20$ to 85°C / -40 to 85°C unless otherwise specified.
2. Relationship between main clock oscillation frequency, and supply voltage.

Main clock input oscillation frequency



PLL clock oscillation frequency




Table 5.12 Electrical Characteristics (2) ⁽¹⁾

| Symbol | Parameter | Measuring Condition | Standard | | | Unit | |
|-------------------|--|--|-------------------------------------|--|------|------|----|
| | | | Min. | Typ. | Max. | | |
| I _{CC} | Power Supply Current (V _{CC1} =V _{CC2} =4.0V to 5.5V) | In single-chip mode, the output pins are open and other pins are V _{SS} | Mask ROM | f(BCLK)=24MHz No division, PLL operation | 14 | 20 | mA |
| | | | | No division, On-chip oscillation | 1 | | mA |
| | | | Flash Memory | f(BCLK)=24MHz, No division, PLL operation | 18 | 27 | mA |
| | | | | No division, On-chip oscillation | 1.8 | | mA |
| | | | Flash Memory Program | f(BCLK)=10MHz, V _{CC1} =5.0V | 15 | | mA |
| | | | Flash Memory Erase | f(BCLK)=10MHz, V _{CC1} =5.0V | 25 | | mA |
| | | | Mask ROM | f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾ | 25 | | μA |
| | | | | f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾ | 25 | | μA |
| | | | | f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾ | 420 | | μA |
| | | | Flash Memory | On-chip oscillation, Wait mode | 50 | | μA |
| | | | | f(BCLK)=32kHz Wait mode (2), Oscillation capability High | 7.5 | | μA |
| | | | | f(BCLK)=32kHz Wait mode (2), Oscillation capability Low | 2.0 | | μA |
| | | | Stop mode T _{opr} =25°C | Stop mode | 0.8 | 3.0 | μA |
| | | | | T _{opr} =25°C | | | μA |
| I _{DET4} | Low Voltage Detection Dissipation Current ⁽⁴⁾ | | | | 0.7 | 4 | μA |
| I _{DET3} | Reset Area Detection Dissipation Current ⁽⁴⁾ | | | | 1.2 | 8 | μA |

NOTES:

1. Referenced to V_{CC1}=V_{CC2}=4.2 to 5.5V, V_{SS} = 0V at T_{opr} = -20 to 85°C / -40 to 85°C, f(BCLK)=24MHz unless otherwise specified.
2. With one timer operated using fC32.
3. This indicates the memory in which the program to be executed exists.
4. I_{DET} is dissipation current when the following bit is set to "1" (detection circuit enabled).

I_{DET4}: VC27 bit in the VCR2 registerI_{DET3}: VC26 bit in the VCR2 register

$$V_{CC1}=V_{CC2}=5V$$

Timing Requirements(V_{CC1} = V_{CC2} = 5V, V_{SS} = 0V, at T_{OPR} = -20 to 85°C / -40 to 85°C unless otherwise specified)**Table 5.21 Timer B Input (Counter Input in Event Counter Mode)**

| Symbol | Parameter | Standard | | Unit |
|----------------------|---|----------|------|------|
| | | Min. | Max. | |
| t _c (TB) | TBiN Input Cycle Time (counted on one edge) | 100 | | ns |
| t _w (TBH) | TBiN Input HIGH Pulse Width (counted on one edge) | 40 | | ns |
| t _w (TBL) | TBiN Input LOW Pulse Width (counted on one edge) | 40 | | ns |
| t _c (TB) | TBiN Input Cycle Time (counted on both edges) | 200 | | ns |
| t _w (TBH) | TBiN Input HIGH Pulse Width (counted on both edges) | 80 | | ns |
| t _w (TBL) | TBiN Input LOW Pulse Width (counted on both edges) | 80 | | ns |

Table 5.22 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard | | Unit |
|----------------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| t _c (TB) | TBiN Input Cycle Time | 400 | | ns |
| t _w (TBH) | TBiN Input HIGH Pulse Width | 200 | | ns |
| t _w (TBL) | TBiN Input LOW Pulse Width | 200 | | ns |

Table 5.23 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard | | Unit |
|----------------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| t _c (TB) | TBiN Input Cycle Time | 400 | | ns |
| t _w (TBH) | TBiN Input HIGH Pulse Width | 200 | | ns |
| t _w (TBL) | TBiN Input LOW Pulse Width | 200 | | ns |

Table 5.24 A/D Trigger Input


| Symbol | Parameter | Standard | | Unit |
|----------------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| t _c (AD) | ADTRG Input Cycle Time | 1000 | | ns |
| t _w (ADL) | ADTRG input LOW Pulse Width | 125 | | ns |

Table 5.25 Serial Interface

| Symbol | Parameter | Standard | | Unit |
|-----------------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| t _c (CK) | CLKi Input Cycle Time | 200 | | ns |
| t _w (CKH) | CLKi Input HIGH Pulse Width | 100 | | ns |
| t _w (CKL) | CLKi Input LOW Pulse Width | 100 | | ns |
| t _d (C-Q) | TXDi Output Delay Time | | 80 | ns |
| t _h (C-Q) | TXDi Hold Time | 0 | | ns |
| t _{su} (D-C) | RXDi Input Setup Time | 70 | | ns |
| t _h (C-D) | RXDi Input Hold Time | 90 | | ns |

Table 5.26 External Interrupt INTi Input

| Symbol | Parameter | Standard | | Unit |
|----------------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| t _w (INH) | INTi Input HIGH Pulse Width | 250 | | ns |
| t _w (INL) | INTi Input LOW Pulse Width | 250 | | ns |

**Figure 5.3 Timing Diagram (1)**





Figure 5.5 Timing Diagram (3)

**Figure 5.10 Timing Diagram (8)**

$$V_{CC1}=V_{CC2}=3V$$

Switching Characteristics

($V_{CC1} = V_{CC2} = 5V$, $V_{SS} = 0V$, at $T_{opr} = -20$ to $85^{\circ}C$ / -40 to $85^{\circ}C$ unless otherwise specified)

Table 5.47 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

| Symbol | Parameter | Standard | | Unit |
|------------------|--|--------------------|----------|------|
| | | Min. | Max. | |
| $t_d(BCLK-AD)$ | Address Output Delay Time | See Figure 5.12 | 30 | ns |
| $t_h(BCLK-AD)$ | Address Output Hold Time (in relation to BCLK) | | 4 | ns |
| $t_h(RD-AD)$ | Address Output Hold Time (in relation to RD) | | 0 | ns |
| $t_h(WR-AD)$ | Address Output Hold Time (in relation to WR) | | (NOTE 2) | ns |
| $t_d(BCLK-CS)$ | Chip Select Output Delay Time | | 30 | ns |
| $t_h(BCLK-CS)$ | Chip Select Output Hold Time (in relation to BCLK) | | 4 | ns |
| $t_d(BCLK-ALE)$ | ALE Signal Output Delay Time | | 25 | ns |
| $t_h(BCLK-ALE)$ | ALE Signal Output Hold Time | | -4 | ns |
| $t_d(BCLK-RD)$ | RD Signal Output Delay Time | | 30 | ns |
| $t_h(BCLK-RD)$ | RD Signal Output Hold Time | | 0 | ns |
| $t_d(BCLK-WR)$ | WR Signal Output Delay Time | | 30 | ns |
| $t_h(BCLK-WR)$ | WR Signal Output Hold Time | | 0 | ns |
| $t_d(BCLK-DB)$ | Data Output Delay Time (in relation to BCLK) | | 40 | ns |
| $t_h(BCLK-DB)$ | Data Output Hold Time (in relation to BCLK) ⁽³⁾ | | 4 | ns |
| $t_d(DB-WR)$ | Data Output Delay Time (in relation to WR) | | (NOTE 1) | ns |
| $t_h(WR-DB)$ | Data Output Hold Time (in relation to WR) ⁽³⁾ | | (NOTE 2) | ns |
| $t_d(BCLK-HLDA)$ | HLDA Output Delay Time | | 40 | ns |

NOTES:

- Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(BCLK)} - 40[\text{ns}] \quad \begin{array}{l} n \text{ is "1" for 1-wait setting, "2" for 2-wait setting} \\ \text{and "3" for 3-wait setting.} \\ (\text{BCLK}) \text{ is 12.5MHz or less.} \end{array}$$

- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[\text{ns}]$$

- This standard value shows the timing when the output is off, and does not show hold time of data bus.


Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in

$$t = -CR \ln(1 - V_{OL}/V_{CC2})$$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2V_{CC2}$, $C = 30\text{pF}$, $R = 1\text{k}\Omega$, hold time of output "L" level is

$$t = -30\text{pF} \times 1\text{k}\Omega \times \ln(1 - 0.2V_{CC2}/V_{CC2}) \\ = 6.7\text{ns.}$$



5.2 Electrical Characteristics (M16C/62PT)

Table 5.49 Absolute Maximum Ratings

| Symbol | Parameter | | Condition | Rated Value | Unit |
|------------------|-------------------------------------|---|---------------------------------|-------------------------------|------|
| Vcc1, Vcc2 | Supply Voltage | | Vcc1=Vcc2=AVcc | -0.3 to 6.5 | V |
| AVcc | Analog Supply Voltage | | Vcc1=Vcc2=AVcc | -0.3 to 6.5 | V |
| Vi | Input Voltage | RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN | | -0.3 to Vcc1+0.3 (1) | V |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7 | | -0.3 to Vcc2+0.3 (1) | V |
| | | P7_0, P7_1 | | -0.3 to 6.5 | V |
| Vo | Output Voltage | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT | | -0.3 to Vcc1+0.3 (1) | V |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7 | | -0.3 to Vcc2+0.3 (1) | V |
| | | P7_0, P7_1 | | -0.3 to 6.5 | V |
| Pd | Power Dissipation | | -40°C < T _{opr} ≤ 85°C | 300 | mW |
| | | | 85°C < T _{opr} ≤ 125°C | 200 | |
| T _{opr} | Operating Ambient Temperature | When the Microcomputer is Operating | | -40 to 85 / -40 to 125 (2) | °C |
| | | Flash Program Erase | | 0 to 60 | |
| T _{stg} | Storage Temperature | | | -65 to 150 | °C |

NOTES:

1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.
2. T version = -40 to 85 °C, V version = -40 to 125 °C.

Table 5.50 Recommended Operating Conditions (1) ⁽¹⁾


| Symbol | Parameter | Standard | | | Unit |
|------------|---|---|---------|-------|---------|
| | | Min. | Typ. | Max. | |
| Vcc1, Vcc2 | Supply Voltage (Vcc1 = Vcc2) | 4.0 | 5.0 | 5.5 | V |
| AVcc | Analog Supply Voltage | | Vcc1 | | V |
| Vss | Supply Voltage | | 0 | | V |
| AVss | Analog Supply Voltage | | 0 | | V |
| VIH | HIGH Input Voltage ⁽⁴⁾ | P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7 | 0.8Vcc2 | | Vcc2 |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode) | 0.8Vcc2 | | Vcc2 |
| | | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE | 0.8Vcc1 | | Vcc1 |
| | | P7_0, P7_1 | 0.8Vcc1 | 6.5 | V |
| VIL | LOW Input Voltage ⁽⁴⁾ | P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7 | 0 | | 0.2Vcc2 |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode) | 0 | | 0.2Vcc2 |
| | | P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE | 0 | | 0.2Vcc |
| IOH(peak) | HIGH Peak Output Current ⁽⁴⁾ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 | | -10.0 | mA |
| IOH(avg) | HIGH Average Output Current ⁽⁴⁾ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 | | -5.0 | mA |
| IOL(peak) | LOW Peak Output Current ⁽⁴⁾ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 | | 10.0 | mA |
| IOL(avg) | LOW Average Output Current ⁽⁴⁾ | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1 | | 5.0 | mA |
| f(XIN) | Main Clock Input Oscillation Frequency | VCC=4.0V to 5.5V | 0 | 16 | MHz |
| f(XCIN) | Sub-Clock Oscillation Frequency | | 32.768 | 50 | kHz |
| f(Ring) | On-chip Oscillation Frequency | | 0.5 | 1 | MHz |
| f(PLL) | PLL Clock Oscillation Frequency | VCC=4.0V to 5.5V | 10 | 24 | MHz |
| f(BCLK) | CPU Operation Clock | | 0 | 24 | MHz |
| tsu(PLL) | PLL Frequency Synthesizer Stabilization Wait Time | VCC=5.5V | | 20 | ms |

NOTES:

1. Referenced to $Vcc1 = Vcc2 = 4.7$ to $5.5V$ at $T_{opr} = -40$ to 85°C / -40 to 125°C unless otherwise specified.
T version = -40 to 85°C , V version = -40 to 125°C .
2. The Average Output Current is the mean value within 100ms.
3. The total $IOL(\text{peak})$ for ports P0, P1, P2, P8_6, P8_7, P9, P10, P1, P14_0 and P14_1 must be 80mA max. The total $IOL(\text{peak})$ for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total $IOH(\text{peak})$ for ports P0, P1, and P2 must be -40mA max. The total $IOH(\text{peak})$ for ports P3, P4, P5, P12, and P13 must be -40mA max. The total $IOH(\text{peak})$ for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total $IOH(\text{peak})$ for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.
As for 80-pin version, the total $IOL(\text{peak})$ for all ports and $IOH(\text{peak})$ must be 80mA . max. due to one Vcc and one Vss .
4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Table 5.56 Power Supply Circuit Timing Characteristics

| Symbol | Parameter | Measuring Condition | Standard | | | Unit |
|-----------|---|---------------------------------|----------|------|------|---------|
| | | | Min. | Typ. | Max. | |
| $td(P-R)$ | Time for Internal Power Supply Stabilization During Powering-On | $V_{CC1}=4.0V \text{ to } 5.5V$ | | | 2 | ms |
| $td(R-S)$ | STOP Release Time | | | | 150 | μs |
| $td(W-S)$ | Low Power Dissipation Mode Wait Mode Release Time | | | | 150 | μs |

**Figure 5.22 Power Supply Circuit Timing Diagram**

$$V_{CC1}=V_{CC2}=5V$$

Timing Requirements

($V_{CC1} = V_{CC2} = 5V$, $V_{SS} = 0V$, at $T_{opr} = -40$ to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)

Table 5.66 Timer B Input (Counter Input in Event Counter Mode)

| Symbol | Parameter | Standard | | Unit |
|------------|---|----------|------|------|
| | | Min. | Max. | |
| $t_c(TB)$ | TBiN Input Cycle Time (counted on one edge) | 100 | | ns |
| $t_w(TBH)$ | TBiN Input HIGH Pulse Width (counted on one edge) | 40 | | ns |
| $t_w(TBL)$ | TBiN Input LOW Pulse Width (counted on one edge) | 40 | | ns |
| $t_c(TB)$ | TBiN Input Cycle Time (counted on both edges) | 200 | | ns |
| $t_w(TBH)$ | TBiN Input HIGH Pulse Width (counted on both edges) | 80 | | ns |
| $t_w(TBL)$ | TBiN Input LOW Pulse Width (counted on both edges) | 80 | | ns |

Table 5.67 Timer B Input (Pulse Period Measurement Mode)

| Symbol | Parameter | Standard | | Unit |
|------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_c(TB)$ | TBiN Input Cycle Time | 400 | | ns |
| $t_w(TBH)$ | TBiN Input HIGH Pulse Width | 200 | | ns |
| $t_w(TBL)$ | TBiN Input LOW Pulse Width | 200 | | ns |

Table 5.68 Timer B Input (Pulse Width Measurement Mode)

| Symbol | Parameter | Standard | | Unit |
|------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_c(TB)$ | TBiN Input Cycle Time | 400 | | ns |
| $t_w(TBH)$ | TBiN Input HIGH Pulse Width | 200 | | ns |
| $t_w(TBL)$ | TBiN Input LOW Pulse Width | 200 | | ns |

Table 5.69 A/D Trigger Input

| Symbol | Parameter | Standard | | Unit |
|------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_c(AD)$ | ADTRG Input Cycle Time | 1000 | | ns |
| $t_w(ADL)$ | ADTRG input LOW Pulse Width | 125 | | ns |

Table 5.70 Serial Interface

| Symbol | Parameter | Standard | | Unit |
|---------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_c(CK)$ | CLKi Input Cycle Time | 200 | | ns |
| $t_w(CKH)$ | CLKi Input HIGH Pulse Width | 100 | | ns |
| $t_w(CKL)$ | CLKi Input LOW Pulse Width | 100 | | ns |
| $t_d(C-Q)$ | TXDi Output Delay Time | | 80 | ns |
| $t_h(C-Q)$ | TXDi Hold Time | 0 | | ns |
| $t_{su}(D-C)$ | RXDi Input Setup Time | 70 | | ns |
| $t_h(C-D)$ | RXDi Input Hold Time | 90 | | ns |

Table 5.71 External Interrupt INTi Input

| Symbol | Parameter | Standard | | Unit |
|------------|-----------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_w(INH)$ | INTi Input HIGH Pulse Width | 250 | | ns |
| $t_w(INL)$ | INTi Input LOW Pulse Width | 250 | | ns |