

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFL

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	31K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30626fhpfp-u3c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# RENESAS

### M16C/62P Group (M16C/62P, M16C/62PT) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0001-0241 Rev.2.41 Jan 10, 2006

### 1. Overview

The M16C/62P Group (M16C/62P, M16C/62PT) of single-chip microcomputers are built using the high performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 80-pin, 100-pin and 128-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

### 1.1 Applications

Audio, cameras, television, home appliance, office/communications/portable/industrial equipment, automobile, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.



#### 1.4 Product List

Table 1.4 to 1.7 list the product list, Figure 1.3 shows the Type No., Memory Size, and Package, Table 1.8 lists the Product Code of Flash Memory version and ROMless version for M16C/62P, and Table 1.9 lists the Product Code of Flash Memory version for M16C/62PT. Figure 1.4 shows the Marking Diagram of Flash Memory version and ROM-less version for M16C/62P (Top View), and Figure 1.5 shows the Marking Diagram of Flash Memory version for M16C/62PT (Top View) at the time of ROM order.

Table 1.4	Product List (1) (M16C/62P)
-----------	-----------------------------

#### As of Dec. 2005

Type No.	ROM Capacity	RAM Capacity	Package Type <sup>(1)</sup>	Remarks
M30622M6P-XXXFP	48 Kbytes	4 Kbytes	PRQP0100JB-A	Mask ROM version
M30622M6P-XXXGP			PLQP0100KB-A	
M30622M8P-XXXFP	64 Kbytes	4 Kbytes	PRQP0100JB-A	
M30622M8P-XXXGP			PLQP0100KB-A	
M30623M8P-XXXGP			PRQP0080JA-A	
M30622MAP-XXXFP	96 Kbytes	5 Kbytes	PRQP0100JB-A	
M30622MAP-XXXGP			PLQP0100KB-A	
M30623MAP-XXXGP			PRQP0080JA-A	
M30620MCP-XXXFP	128 Kbytes	10 Kbytes	PRQP0100JB-A	
M30620MCP-XXXGP			PLQP0100KB-A	
M30621MCP-XXXGP			PRQP0080JA-A	
M30622MEP-XXXFP	192 Kbytes	12 Kbytes	PRQP0100JB-A	
M30622MEP-XXXGP			PLQP0100KB-A	
M30623MEP-XXXGP			PLQP0128KB-A	
M30622MGP-XXXFP	256 Kbytes	12 Kbytes	PRQP0100JB-A	
M30622MGP-XXXGP			PLQP0100KB-A	
M30623MGP-XXXGP			PLQP0128KB-A	
M30624MGP-XXXFP		20 Kbytes	PRQP0100JB-A	
M30624MGP-XXXGP			PLQP0100KB-A	
M30625MGP-XXXGP			PLQP0128KB-A	
M30622MWP-XXXFP	320 Kbytes	16 Kbytes	PRQP0100JB-A	
M30622MWP-XXXGP			PLQP0100KB-A	
M30623MWP-XXXGP			PLQP0128KB-A	
M30624MWP-XXXFP		24 Kbytes	PRQP0100JB-A	
M30624MWP-XXXGP			PLQP0100KB-A	
M30625MWP-XXXGP			PLQP0128KB-A	
M30626MWP-XXXFP		31 Kbytes	PRQP0100JB-A	
M30626MWP-XXXGP			PLQP0100KB-A	
M30627MWP-XXXGP			PLQP0128KB-A	

(D): Under development

NOTES:

1. The old package type numbers of each package type are as follows.

PLQP0128KB-A : 128P6Q-A, PRQP0100JB-A : 100P6S-A, PLQP0100KB-A : 100P6Q-A, PRQP0080JA-A : 80P6S-A



As of Dec. 2005

Type No.		ROM Capacity	RAM Capacity	Package Type <sup>(1)</sup>	Re	emarks
M3062CM6V-XXXFP	(P)	48 Kbytes	4 Kbytes	PRQP0100JB-A	Mask ROM	V Version
M3062CM6V-XXXGP	(P)			PLQP0100KB-A	version	(High reliability
M3062EM6V-XXXGP	(P)			PRQP0080JA-A		125°C version)
M3062CM8V-XXXFP	(P)	64 Kbytes	4 Kbytes	PRQP0100JB-A		
M3062CM8V-XXXGP	(P)			PLQP0100KB-A		
M3062EM8V-XXXGP	(P)			PRQP0080JA-A		
M3062CMAV-XXXFP	(P)	96 Kbytes	5 Kbytes	PRQP0100JB-A		
M3062CMAV-XXXGP	(P)			PLQP0100KB-A		
M3062EMAV-XXXGP	(P)			PRQP0080JA-A		
M3062AMCV-XXXFP	(D)	128 Kbytes	10 Kbytes	PRQP0100JB-A		
M3062AMCV-XXXGP	(D)			PLQP0100KB-A		
M3062BMCV-XXXGP	(P)			PRQP0080JA-A		
M3062AFCVFP	(D)	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	Flash	
M3062AFCVGP	(D)			PLQP0100KB-A	memory	
M3062BFCVGP	(P)			PRQP0080JA-A	version <sup>(2)</sup>	
M3062JFHVFP	(P)	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A	1	
M3062JFHVGP	(P)			PLQP0100KB-A		

Table 1.7 Product List (4) (V version (M16C/62PT))

(D): Under development

(P): Under planning

NOTES:

1. The old package type numbers of each package type are as follows.

PLQP0128KB-A : 128P6Q-A, PRQP0100JB-A : 100P6S-A, PLQP0100KB-A : 100P6Q-A,

PRQP0080JA-A : 80P6S-A

2. In the flash memory version, there is 4K bytes area (block A).



Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_5			CLK4	ANEX0	
2		P9_4		TB4IN		DA1	
3		P9_3		TB3IN		DA0	
4		P9 2		TB2IN	SOUT3		
5		P9_0		TB0IN	CLK3		
C	CNVSS						
0	(BYTE)						
7	XCIN	P8_7					
8	XCOUT	P8_6					
9	RESET						
10	XOUT						
11	VSS						
12	XIN						
13	VCC1						
14		P8_5	NMI				
15		P8_4	INT2	ZP			
16		P8_3	INT1				
17		P8_2	INT0				
18		P8_1		TA4IN			
19		P8_0		TA4OUT			
20		P7_7		TA3IN			
21		P7_6		TA3OUT			
22		P7_1		TA0IN/TB5IN	RXD2/SCL2		
23		P7_0		TA0OUT	TXD2/SDA2		
24		P6_7			TXD1/SDA1		
25		P6_6			RXD1/SCL1		
26		P6_5			CLK1		
27		P6_4			CTS1/RTS1/CTS0/CLKS1		
28		P6_3			TXD0/SDA0		
29		P6_2			RXD0/SCL0		
30		P6_1					
31		P6_0			CIS0/RIS0		
32		P5_7					CLKOUT
33		P5_6					
34		P5_5					
35		P5_4					
36		P5_3					
37		P5_2					
38		P5_1					
39		P5_0					
40		P4_3					
41		P4_2					
42		P4 1					
43		_ P4_0					
44		P3_7					
45		_ P3_6					
46		P3 5					
_10 /17		. 0_0 D3 4					
41		- J_4 D2 2					
40		ro_o					
49		P3_2					
50		P3_1					

 Table 1.15
 Pin Characteristics for 80-Pin Package (1)



Signal Name	Pin Name	I/O Type	Power Supply <sup>(1)</sup>	Description
Reference voltage input	VREF	I	VCC1	Applies the reference voltage for the A/D converter and D/A converter.
A/D converter	AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7	I	VCC1	Analog input pins for the A/D converter.
	ADTRG	I	VCC1	This is an A/D trigger input pin.
	ANEX0	I/O	VCC1	This is the extended analog input pin for the A/D converter, and is the output in external op-amp connection mode.
	ANEX1	I	VCC1	This is the extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	VCC1	This is the output pin for the D/A converter.
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7 <sup>(2)</sup> , P13_0 to P13_7 <sup>(2)</sup>	I/O	VCC2	8-bit I/O ports in CMOS, having a direction register to select an input or output. Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program.
	P6_0 to P6_7, P7_0 to P7_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7 <sup>(2)</sup> P8_0 to P8_4	1/0	VCC1	8-bit I/O ports having equivalent functions to P0. (however, output of P7_0 and P7_1 for the N-channel open drain output.)
	P8_6, P8_7, P14_0, P14_1 <sup>(2)</sup>	1/0	VCCT	
Input port	P8_5	Ι	VCC1	Input pin for the $\overline{\text{NMI}}$ interrupt. Pin states can be read by the P8_5 bit in the P8 register.

Table 1.19	Pin Description	(100-pin and 128-	-pin Version) (3)
	i ili Desoription		

I : Input O : Output I/O : Input and output

NOTES:

1. When use VCC1 > VCC2, contacts due to some points or restrictions to be checked.

2. Ports P11 to P14 in M16C/62P (100-pin version) and M16C/62PT (100-pin version) cannot be used.

### 3. Memory

Figure 3.1 is a Memory Map of the M16C/62P group. The address space extends the 1M bytes from address 00000h to FFFFFh.

The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 64-Kbyte internal ROM is allocated to the addresses from F0000h to FFFFFh.

As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 10-Kbyte internal RAM is allocated to the addresses from 00400h to 02BFFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to the **M16C/60 and M16C/20 Series Software Manual**.

In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users. Use M16C/62P (80-pin version) and M16C/62PT in single-chip mode. The memory expansion and microprocessor modes cannot be used



RENESAS

and the PM13 bit in the PM1 register is "1"

5. When using the masked ROM version, write nothing to internal ROM area.



#### **Special Function Register (SFR)** 4.

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.6 list the SFR information.

Table 4.1 SFR Information (1) <sup>(1)</sup>

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 <sup>(2)</sup>	PM0	00000000b(CNVSS pin is "L") 00000011b(CNVSS pin is "H")
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Chip Select Control Register (6)	CSR	0000001b
0009h	Address Match Interrupt Enable Register	AIER	XXXXXX00b
000Ah	Protect Register	PRCR	XX000000b
000Bh	Data Bank Register (6)	DBR	00h
000Ch	Oscillation Stop Detection Register (3)	CM2	0X000000b
000Dh		-	
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XXXXXXb (4)
0010h	Address Match Interrupt Register 0	RMADO	00h
0011h			00h
0012h			X0b
0012h			7011
0013h	Address Match Interrupt Register 1	RMAD1	00b
0015h		NMAD I	00h
001511			Vol
00160			XUN
0017h			
0018h		1100	
0019h	Voltage Detection Register 1 <sup>(5, 6)</sup>	VCR1	00001000b
001Ah	Voltage Detection Register 2 (5, 6)	VCR2	00h
001Bh	Chip Select Expansion Control Register <sup>(6)</sup>	CSE	00h
001Ch	PLL Control Register 0	PLC0	0001X010b
001Dh			
001Eh	Processor Mode Register 2	PM2	XXX00000b
001Fh	Low Voltage Detection Interrupt Register <sup>(6)</sup>	D4INT	00h
0020h	DMA0 Source Pointer	SAR0	XXh
0021h			XXh
0022h			XXh
0023h			
0024h	DMA0 Destination Pointer	DAR0	XXh
0025h			XXh
0026h			XXh
0027h			7041
002711	DMA0 Transfer Counter	TCPO	XXP
00201		TORU	
002911			~~!!
002An			
002Bh	DMAG Constant Descinter	DMOCONI	000000000
002Ch	DIVIAU Control Register	DIMUCON	000000000000000000000000000000000000000
002Dh			1
002Eh			
002Fh			
0030h	DMA1 Source Pointer	SAR1	XXh
0031h			XXh
0032h			XXh
0033h			
0034h	DMA1 Destination Pointer	DAR1	XXh
0035h			XXh
0036h			XXh
0037h			
0038h	DMA1 Transfer Counter	TCR1	XXh
0039h			XXh
003Ah			1
003Bh			
003Ch	DMA1 Control Register	DM1CON	00000X00b
003Db		Divitoon	00000000
003Eb			
003Eh			
003F11		1	

NOTES:

The blank areas are reserved and cannot be accessed by users. 1.

The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
 The CM20, CM21, and CM27 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
 The WDC5 bit is "0" (cold start) immediately after power-on. I t can only be set to "1" in a program.
 This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.
 This register in M16C/62PT cannot be used.
 X : Nothing is mapped to this bit



Address	Register	Symbol	After Reset
0080h			
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
000011			
000711			
UTAFN			
01B0h			
01B1h			
01B2h			
01B3h			
01B4h	Flash Identification Register <sup>(2)</sup>	FIDR	XXXXXX00b
01B5h	Flash Memory Control Register 1 <sup>(2)</sup>	FMR1	0X00XX0Xb
01B6h			
01B7h	Flash Memory Control Register 0 (2)	FMR0	0000001b
01B8h	Address Match Interrupt Register 2	RMAD2	00h
01B9h			00h
01BAh			XXh
01BBh	Address Match Interrupt Enable Register 2	AIER2	XXXXXX00b
01BCh	Address Match Interrupt Register 3	RMAD3	00h
01BDh		-	00h
01BFh			XXh
01C0h			
to			
024Fh			
0250h			
0251h			
0257h			
0252h			
025311 0254b			
023411			
02550			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh	Peripheral Clock Select Register	PCLKR	00000011b
025Fh			
0260h			
to			
032Fh			
0330h			
0331h			
0332h			
0333h			1
0334h			1
0335h			
0336h			
0337h			1
0338h			1
03396			l
033Ab			l
02284			
03301			
033Ch			
033Dh			
033Eh			
033Fh			

#### SFR Information (3) <sup>(1)</sup> Table 4.3

NOTES:

The blank areas are reserved and cannot be accessed by users.
 This register is included in the flash memory version.

X : Nothing is mapped to this bit



Address	Register	Symbol	After Reset
03C0h	A/D Register 0	AD0	XXh
03C1h			XXh
03C2h	A/D Register 1	AD1	XXh
03C3h	•		XXh
03C4h	A/D Register 2	AD2	XXh
03C5h		,	XXh
03C6h	A/D Register 3	AD3	XXh
03C7h		AB0	YYh
030711	A/D Register 4		
0300h	A/D Register 4	AD4	
03090			
03CAn	A/D Register 5	AD5	XXN
03CBn		100	XXN
03CCh	A/D Register 6	AD6	XXN
03CDh			XXh
03CEh	A/D Register 7	AD7	XXh
03CFh			XXh
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	00h
03D5h	-		
03D6h	A/D Control Register 0	ADCON0	00000XXXb
03D7h	A/D Control Register 1	ADCON1	00h
03D8h	D/A Register 0	DA0	00h
03D9h		5/10	
03DAh	D/A Register 1	DA1	00h
03DBh		Bitti	
03DCh	D/A Control Register		00b
0300h	B/A Control Register	DACON	0011
03DDh	Part D14 Control Pagiator (3)	DC14	VV00VVVVh
03DEII	Pull Lin Control Degister 2 (3)		AAUUAAAAD
	Pull-Op Control Register 3 (9)	PURS	
03E00	Port P0 Register	PU D4	
03E1h	Port P1 Register	P1	XXN
03E2h	Port PU Direction Register	PD0	000
03E3h	Port P1 Direction Register	PD1	UUh
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00X00000b
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03E5h	Port P11 Register <sup>(3)</sup>	P11	XXh
03F6h	Port P10 Direction Register	PD10	00h
03F7h	Port P11 Direction Register (3)	PD11	00h
03F8h	Port P12 Register (3)	P12	XXh
03F9h	Port P13 Register (3)	P13	XXh
031 311	Dert D12 Direction Perioter (3)		006
	Port P12 Direction Register (3)		001
	Pull La Cantral Degister 0		
	Pull-Up Control Register 0	PURU	
U3FDh	Puil-Up Control Register 1	PUK1	00000000b (2) 00000010b (2)
03FEh	Pull-Up Control Register 2	PUR2	00h
03FFh	Port Control Register	PCR	00h

SFR Information (6) <sup>(1)</sup> Table 4.6

NOTES:

1. The blank areas are reserved and cannot be accessed by users.

At hardware reset 1 or hardware reset 2, the register is as follows:
 "0000000b" where "L" is inputted to the CNVSS pin
 "00000010b" where "H" is inputted to the CNVSS pin

At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:

"00000000b" where the PM01 to PM00 bits in the PM0 register are "00b" (single-chip mode).
 "00000010b" where the PM01 to PM00 bits in the PM0 register are "01b" (memory expansion mode) or "11b" (microprocessor mode).

3. These registers do not exist in M16C/62P (80-pin version), and M16C/62PT (80-pin version).

X : Nothing is mapped to this bit



Symbol	Derometer			Standard			
Symbol			Min.	Тур.	Max.	Unit	
VCC1, VCC2	Supply Voltage (	Vcc1 ≥ Vcc2)	2.7	5.0	5.5	V	
AVcc	Analog Supply V	/oltage		Vcc1		V	
Vss	Supply Voltage			0		V	
AVss	Analog Supply V	/oltage		0		V	
Viн	HIGH Input	HIGH Input P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7,			Vcc2	V	
	Voltage	P12_0 to P12_7, P13_0 to P13_7					
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0.8Vcc2		Vcc2	V	
		(during single-chip mode)					
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0.5Vcc2		Vcc2	V	
		(data input during memory expansion and microprocessor mode)					
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7,	0.8Vcc1		Vcc1	V	
		P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,					
		XIN, RESET, CNVSS, BYTE					
		P7_0, P7_1	0.8Vcc1		6.5	V	
VIL	LOW Input	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7,	0		0.2Vcc2	V	
	Voltage	P12_0 to P12_7, P13_0 to P13_7					
	-	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.2Vcc2	V	
		(during single-chip mode)					
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0	0		0.16Vcc2	V	
		(data input during memory expansion and microprocessor mode)					
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7,	0		0.2Vcc	V	
		P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1,					
		XIN, RESET, CNVSS, BYTE					
IOH(peak)	HIGH Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-10.0	mA	
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1					
IOH(avg)	HIGH Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			-5.0	mA	
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1					
IOL(peak)	LOW Peak	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			10.0	mA	
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1					
IOL(avg)	LOW Average	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,			5.0	mA	
	Output Current	P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,					
		P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,					
		P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1					

 Table 5.2
 Recommended Operating Conditions (1) <sup>(1)</sup>

NOTES:

1. Referenced to Vcc1 = Vcc2 = 2.7 to 5.5V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.

2. The Average Output Current is the mean value within 100ms.

3. The total IOL(peak) for ports P0, P1, P2, P8\_6, P8\_7, P9, P10, P11, P14\_0, and P14\_1 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7, P8\_0 to P8\_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P8\_6, P8\_7, P9, P10, P14\_0, and P14\_1 must be -40mA max. Set Average Output Current to 1/2 of peak. The total IOH(peak) for ports P8\_6, P8\_7, P9, P10, P11, P14\_0, and P14\_1 must be -40mA max.

As for 80-pin version, the total IOL(peak) for all ports and IOH(peak) must be 80mA. max. due to one Vcc and one Vss.

4. There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.



# Table 5.6Flash Memory Version Electrical Characteristics (1) for 100 cycle products (D3, D5, U3,<br/>U5)

Cumbal	Doromotor		1.1			
Symbol			Min.	Тур.	Max.	Unit
-	Program and Erase Endurance <sup>(3)</sup>					cycle
-	Word Program Time (Vcc1=5.0V)			25	200	μS
-	Lock Bit Program Time		25	200	μS	
-	Block Erase Time	4-Kbyte block		0.3	4	S
-	(Vcc1=5.0V)	8-Kbyte block		0.3	4	S
-		32-Kbyte block		0.5	4	S
-		64-Kbyte block		0.8	4	S
-	Erase All Unlocked Blocks Time (2)				4×n	S
tPS	Flash Memory Circuit Stabilization Wait Tim	Flash Memory Circuit Stabilization Wait Time			15	μS
-	Data Hold Time <sup>(5)</sup>		10			year

# Table 5.7Flash Memory Version Electrical Characteristics (6) for 10,000 cycle products (D7, D9,<br/>U7, U9) (Block A and Block 1 (7))

Symbol	Parameter		Standard			Lloit
Symbol	Falameter		Min.	Тур.	Max.	Offic
-	Program and Erase Endurance (3, 8, 9)		10,000 (4)			cycle
-	Word Program Time (Vcc1=5.0V)			25		μS
-	Lock Bit Program Time			25		μS
-	Block Erase Time (Vcc1=5.0V)	4-Kbyte block		0.3		S
tPS	Flash Memory Circuit Stabilization Wait Time				15	μS
_	Data Hold Time <sup>(5)</sup>		10			year

NOTES:

1. Referenced to Vcc1=4.5 to 5.5V, 3.0 to 3.6V at Topr = 0 to 60 °C (D3, D5, U3, U5) unless otherwise specified.

2. n denotes the number of block erases.

3. Program and Erase Endurance refers to the number of times a block erase can be performed.

If the program and erase endurance is n (n=100, 1,000, or 10,000), each block can be erased n times.

For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

- 4. Maximum number of E/W cycles for which operation is guaranteed.
- 5. Topr = -40 to 85 °C (D3, D7, U3, U7) / -20 to 85 °C (D5, D9, U5, U9).
- 6. Referenced to Vcc1 = 4.5 to 5.5V, 3.0 to 3.6V at Topr = -40 to 85 °C (D7, U7) / -20 to 85 °C (D9, U9) unless otherwise specified.
- 7. Table 5.7 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 5.6.
- 8. To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 256 times maximum before erase becomes necessary. Maintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the total number of times erasure is used.
- 9. Should erase error occur during block erase, attempt to execute clear status register command, then block erase command at least three times until erase error disappears.
- 10. Set the PM17 bit in the PM1 register to "1" (wait state) when executing more than 100 times rewrites (D7, D9, U7 and U9).
- 11. Customers desiring E/W failure rate information should contact their Renesas technical support representative.

# Table 5.8Flash Memory Version Program / Erase Voltage and Read Operation Voltage<br/>Characteristics (at Topr = 0 to 60 °C(D3, D5, U3, U5), Topr = -40 to 85 °C(D7, U7) / Topr =<br/>-20 to 85 °C(D9, U9))

Flash Program, Erase Voltage	Flash Read Operation Voltage
$VCC1 = 3.3 V \pm 0.3 V \text{ or } 5.0 V \pm 0.5 V$	Vcc1=2.7 to 5.5 V





## VCC1=VCC2=3V

Symbol	pl Parameter		Moosuring Condition	Standard			Unit	
Symbol		T arameter		Measuring Condition	Min.	Тур.	Max.	Unit
Vон	HIGH Output Voltage <sup>(3)</sup>	P6_0 to P6_7, P7_2 to P7_7 P8_6, P8_7, P9_0 to P9_7, P11_0 to P11_7, P14_0, P14	, P8_0 to P8_4, P10_0 to P10_7, 4_1	IOH=-1mA	Vcc1-0.5		Vcc1	V
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P2_0 to P2_7, , P5_0 to P5_7, 13_7	IOH=-1mA <sup>(2)</sup>	Vcc2-0.5		Vcc2	v
Vон	HIGH Output	Voltage XOUT	HIGHPOWER	IOH=-0.1mA	Vcc1-0.5		Vcc1	V
			LOWPOWER	ІОН=-50μА	Vcc1-0.5		Vcc1	v
	HIGH Output	Voltage XCOUT	HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		v
Vol	LOW Output Voltage <sup>(3)</sup>	P6_0 to P6_7, P7_0 to P7_7 P8_6, P8_7, P9_0 to P9_7, P1_0 to P1_7, P1_0 to P11_7, P14_0, P14_	, P8_0 to P8_4, P10_0 to P10_7, 4_1	IOL=1mA			0.5	V
		P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P12_0 to P12_7, P13_0 to P	, P2_0 to P2_7, , P5_0 to P5_7, 13_7	IOL=1mA <sup>(2)</sup>			0.5	v
Vol	LOW Output \	/oltage XOUT	HIGHPOWER	IOL=0.1mA			0.5	V
			LOWPOWER	IOL=50μA			0.5	v
	LOW Output \	/oltage XCOUT	HIGHPOWER	With no load applied		0		
			LOWPOWER	With no load applied		0		v
Vt+-Vt-	Hysteresis	HOLD, RDY, TA0IN to TA4IN TB0IN to TB5IN, INTO to INT ADTRG, CTS0 to CTS2, CLH TA0OUT to TA4OUT, KI0 to SCL0 to SCL2, SDA0 to SDA	N. 5, NMI, K0 to CLK4, KI3, RXD0 to RXD2, A2, SIN3, SIN4		0.2		0.8	V
VT+-VT-	Hysteresis	RESET			0.2	(0.7)	1.8	V
Ін	HIGH Input Current <sup>(3)</sup>	P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P6_0 to P6_7, P7_0 to P7_7 P9_0 to P9_7, P10_0 to P10 P12_0 to P12_7, P13_0 to P XIN, RESET, CNVSS, BYTE	, P2_0 to P2_7, , P5_0 to P5_7, , P8_0 to P8_7, _7, P11_0 to P11_7, 13_7, P14_0, P14_1,	VI=3V			4.0	μΑ
lı∟	LOW Input Current <sup>(3)</sup>	P0_0 to P0_7, P1_0 to P1_7 P3_0 to P3_7, P4_0 to P4_7 P6_0 to P6_7, P7_0 to P7_7 P9_0 to P9_7, P10_0 to P10 P12_0 to P12_7, P13_0 to P XIN, RESET, CNVSS, BYTE	, P2_0 to P2_7, , P5_0 to P5_7, , P8_0 to P8_7, _7, P11_0 to P11_7, 13_7, P14_0, P14_1,	VI=0V			-4.0	μΑ
Rpullup	Pull-Up Resistance (3)	P0_0 to P0_7, P1_0 to P1_7. to P3_7, P4_0 to P4_7, P5_( P6_7, P7_2 to P7_7, P8_0 tc P9_0 to P9_7, P10_0 to P10 P11_0 to P11_7,P12_0 to P1 P14_0, P14_1	P2_0 to P2_7, P3_0 to P5_7, P6_0 to P8_4, P8_6, P8_7, _7, 2_7, P13_0 to P13_7,	VI=0V	50	100	500	kΩ
Rfxin	Feedback Res	sistance XIN				3.0		MΩ
RfxCIN	Feedback Res	sistance XCIN				25		MΩ
VRAM	RAM Retentio	n Voltage		At stop mode	2.0			V

#### Table 5.30 Electrical Characteristics (1) (1)

NOTES:

1. Referenced to Vcc1 = Vcc2 = 2.7 to 3.3V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN)=10MHz no wait unless otherwise specified.

2. Vcc1 for the port P6 to P11 and P14, and Vcc2 for the port P0 to P5 and P12 to P13

3. There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.

### VCC1=VCC2=3V

#### **Timing Requirements**

#### (VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to $85^{\circ}$ C / -40 to $85^{\circ}$ C unless otherwise specified)

#### Table 5.34 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Paramotor	Stan	Lipit	
	Falantelei	Min.	Max.	Offic
tc(TA)	TAIIN Input Cycle Time	150		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	60		ns
tw(TAL)	TAIIN Input LOW Pulse Width	60		ns

#### Table 5.35 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		Linit	
	Farameter	Min.	Max.	Offic	
tc(TA)	TAiIN Input Cycle Time	600		ns	
tw(TAH)	TAIIN Input HIGH Pulse Width	300		ns	
tw(TAL)	TAIIN Input LOW Pulse Width	300		ns	

#### Table 5.36 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Paramatar	Standard		Linit	
	Falanielei	Min.	Max.	Onic	
tc(TA)	TAilN Input Cycle Time	300		ns	
tw(TAH)	TAIIN Input HIGH Pulse Width	150		ns	
tw(TAL)	TAIIN Input LOW Pulse Width	150		ns	

#### Table 5.37 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Baramatar	Standard		Linit	
	Farameter	Min.	Max.	Unit	
tw(TAH)	TAIIN Input HIGH Pulse Width	150		ns	
tw(TAL)	TAIIN Input LOW Pulse Width	150		ns	

#### Table 5.38 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Derometer	Standard		Unit	
	Faldineter	Min.	Max.	Unit	
tc(UP)	TAiOUT Input Cycle Time	3000		ns	
tw(UPH)	TAiOUT Input HIGH Pulse Width	1500		ns	
tw(UPL)	TAiOUT Input LOW Pulse Width	1500		ns	
tsu(UP-TIN)	TAiOUT Input Setup Time	600		ns	
th(TIN-UP)	TAiOUT Input Hold Time	600		ns	

#### Table 5.39 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Linit	
	Falanteter	Min.	Max.	Offic	
tc(TA)	TAiIN Input Cycle Time	2		μs	
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	500		ns	
tsu(TAOUT-TAIN)	TAiIN Input Setup Time	500		ns	







RENESAS

Cumbol		Parameter			Lloit		
Symbol		Parameter		Min.	Тур.	Max.	Unit
VCC1, VCC2	Supply Voltage (	VCC1 = VCC2)		4.0	5.0	5.5	V
AVcc	Analog Supply V	oltage			Vcc1		V
Vss	Supply Voltage				0		V
AVss	Analog Supply V	y Voltage			0		V
Viн	HIGH Input Voltage <sup>(4)</sup>	P3_1 to P3_7, P4_0 to P4_7, F P12_0 to P12_7, P13_0 to P13	P5_0 to P5_7, 8_7	0.8Vcc2		Vcc2	V
	Ū	P0_0 to P0_7, P1_0 to P1_7, F (during single-chip mode)	P2_0 to P2_7, P3_0	0.8Vcc2		Vcc2	V
		P6_0 to P6_7, P7_2 to P7_7, F P10_ <u>0 to P10_7, P11_0 to P11</u> XIN, RESET, CNVSS, BYTE	P8_0 to P8_7, P9_0 to P9_7, _7, P14_0, P14_1,	0.8Vcc1		Vcc1	V
		P7_0, P7_1		0.8Vcc1		6.5	V
VIL	LOW Input Voltage (4)	P3_1 to P3_7, P4_0 to P4_7, F P12_0 to P12_7, P13_0 to P13	25_0 to P5_7, 8_7	0		0.2Vcc2	V
		P0_0 to P0_7, P1_0 to P1_7, F (during single-chip mode)	P2_0 to P2_7, P3_0	0		0.2Vcc2	V
		P6_0 to P6_7, P7_0 to P7_7, F P10_ <u>0 to P10_7, P11_0 to P11</u> XIN, RESET, CNVSS, BYTE	P8_0 to P8_7, P9_0 to P9_7, _7, P14_0, P14_1,	0		0.2Vcc	V
IOH(peak)	HIGH Peak Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				-10.0	mA
IOH(avg)	HIGH Average Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, F P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9 P11_0 to P11_7, P12_0 to P12_	P2_0 to P2_7, P3_0 to P3_7, P6_0 to P6_7, P7_2 to P7_7, _0 to P9_7, P10_0 to P10_7, _7, P13_0 to P13_7, P14_0, P14_1			-5.0	mA
IOL(peak)	LOW Peak Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, F P4_0 to P4_7, P5_0 to P5_7, F P8_0 to P8_4, P8_6, P8_7, P9 P11_0 to P11_7, P12_0 to P12_	P2_0 to P2_7, P3_0 to P3_7, P6_0 to P6_7, P7_0 to P7_7, _0 to P9_7, P10_0 to P10_7, _7, P13_0 to P13_7, P14_0, P14_1			10.0	mA
IOL(avg)	LOW Average Output Current (4)	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1				5.0	mA
f(XIN)	Main Clock Input	Oscillation Frequency	VCC1=4.0V to 5.5V	0		16	MHz
f(XCIN)	Sub-Clock Oscillation Frequency			32.768	50	kHz	
f(Ring)	On-chip Oscillation Frequency		0.5	1	2	MHz	
f(PLL)	PLL Clock Oscilla	llation Frequency VCC1=4.0V to 5.5V		10		24	MHz
f(BCLK)	CPU Operation C	Clock		0		24	MHz
tsu(PLL)	PLL Frequency S Wait Time	Synthesizer Stabilization	VCC1=5.5V			20	ms

 Table 5.50
 Recommended Operating Conditions (1) <sup>(1)</sup>

NOTES:

1. Referenced to Vcc1 = Vcc2 = 4.7 to 5.5V at Topr = -40 to  $85^{\circ}$ C / -40 to  $125^{\circ}$ C unless otherwise specified.

T version = -40 to 85 °C, V version = -40 to 125 °C.

2. The Average Output Current is the mean value within 100ms.

3. The total IOL(peak) for ports P0, P1, P2, P8\_6, P8\_7, P9, P10 P1, P14\_0 and P14\_1 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7, P8\_0 to P8\_4, P12, and P13 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P6, P7, and P8\_0 to P8\_4 must be -40mA max. The total IOH(peak) for ports P8\_6, P8\_7, P9, P10, P11, P14\_0, and P14\_1 must be -40mA max.

As for 80-pin version, the total IOL(peak) for all ports and IOH(peak) must be 80mA. max. due to one Vcc and one Vss.

4. There is no external connections for port P1\_0 to P1\_7, P4\_4 to P4\_7, P7\_2 to P7\_5 and P9\_1 in 80-pin version.



## VCC1=VCC2=5V

#### **Timing Requirements**

# (VCC1 = VCC2 = 5V, Vss = 0V, at Topr = -40 to $85^{\circ}$ C (T version) / -40 to $125^{\circ}$ C (V version) unless otherwise specified)

Table 5.66	Timer B Input (Counter Input in Event Counter Mode)
------------	---

Symbol	Parameter	Standard		Unit	
Symbol	Falanletei		Max.	Offic	
tc(TB)	TBiIN Input Cycle Time (counted on one edge)	100		ns	
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on one edge)	40		ns	
tw(TBL)	TBiIN Input LOW Pulse Width (counted on one edge)	40		ns	
tc(TB)	TBiIN Input Cycle Time (counted on both edges)	200		ns	
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on both edges)	80		ns	
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	80		ns	

#### Table 5.67 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Lipit	
Symbol		Min.	Max.	Onit
tc(TB)	TBilN Input Cycle Time	400		ns
tw(TBH)	TBilN Input HIGH Pulse Width	200		ns
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns

#### Table 5.68 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Onit
tc(TB)	TBiIN Input Cycle Time	400		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	200		ns
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns

#### Table 5.69 A/D Trigger Input

Symbol	Parameter	Stan	Linit	
Symbol		Min.	Max.	Onit
tc(AD)	ADTRG Input Cycle Time	1000		ns
tw(ADL)	ADTRG input LOW Pulse Width		ns	

#### Table 5.70 Serial Interface

Symbol	Parameter	Stan	Lloit	
Symbol		Min.	Max.	Onit
tc(CK)	CLKi Input Cycle Time	200		ns
tw(CKH)	CLKi Input HIGH Pulse Width	100		ns
tw(CKL)	CLKi Input LOW Pulse Width	100		ns
td(C-Q)	TXDi Output Delay Time		80	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	70		ns
th(C-D)	RXDi Input Hold Time	90		ns

### Table 5.71 External Interrupt INTi Input

Symbol	Parameter	Stan	Linit	
Symbol		Min.	Max.	Onit
tw(INH)	INTi Input HIGH Pulse Width	250		ns
tw(INL)	INTi Input LOW Pulse Width	250		ns



### VCC1=VCC2=5V

# Switching Characteristics $(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -40 to 85^{\circ}C (T version) / -40 to 125^{\circ}C (V version) unless otherwise specified)$



Figure 5.23 Ports P0 to P10 Measurement Circuit

REVISION HISTORY			۲Y	M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual	
Data Data			Description		
Rev.	Rev. Date			Summary	
		40	Table 5.24 is partly revised.		
		57	Table 5.43 is partly revised.		
		70	Table 5.4	8 is partly revised.	
		72	Table 5.5	0 is partly revised.	
		73	Table 5.5	3 is partly revised.	
		74	Table 5.5	5 is revised. 7 is partly revised	
		79	Table 5.6	9 is partly revised.	
2.41	Jan 01, 2006	-	voltage de	own detection reset -> brown-out detection Reset	
	,	2-4	Tables 1.	1 to 1.3 Performance outline of M16C/62P group are partly	
		7	Table 1.4 Note 1 is	Product List (1) is partly revised. added.	
		8	Table 1.5 Note 1, 2	Product List (2) is partly revised. and 3 are added.	
		9	Table 1.6 Note 1 an	Product List (3) is partly revised. Id 2 are added.	
		10	Table 1.7 Note 1 an	Product List (4) is partly revised. Id 2 are added.	
		11	Figure 1.3 partly revi	3 Type No., Memory Size, Shows RAM capacity, and Package is is is is a set of the set	
		12	Table 1.8 M16C/62I	Product Code of Flash Memory version and ROMless version for P is partly revised.	
		13	Table 1.9 revised.	Product Code of Flash Memory version for M16C/62P is partly	
		14	Figure 1.6	6 Pin Configuration (Top View) is partly revised.	
		15-17	Tables 1.	10 to 1.12 Pin Characteristics for 128-Pin Package are added.	
		18-19	Figure 1.7	7 and 1.8 Pin Configuration (Top View) are partly revised.	
		20-21	Tables 1.	13 to 1.14 Pin Characteristics for 100-Pin Package are added.	
		22	Figure 1.9	9 Pin Configuration (Top View) is partly revised.	
		23-24	Tables 1.	15 to 1.16 Pin Characteristics for 80-Pin Package are added.	
		25-29	Tables 1.	17 to 1.21 are partly revised.	
		34	Note 4 of	Table 4.1 SFR Information is partly revised.	
		43	Table 5.4	A/D Conversion Characteristics is partly revised.	
		45	Table 5.6 products i	Flash Memory Version Electrical Characteristics for 100 cycle is partly revised.	
			Table 5.7 products i	Flash Memory Version Electrical Characteristics for 10,000 cycle is partly revised.	
			Table 5.8 Operatior	Flash Memory Version Program / Erase Voltage and Read Voltage Characteristics is partly revised.	
		46	Table 5.9 revised.	Low Voltage Detection Circuit Electrical Characteristics is partly	