



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	31K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30626fhpfp-u5c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



M16C/62P Group (M16C/62P, M16C/62PT) SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

REJ03B0001-0241 Rev.2.41 Jan 10, 2006

1. Overview

The M16C/62P Group (M16C/62P, M16C/62PT) of single-chip microcomputers are built using the high performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 80-pin, 100-pin and 128-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

1.1 Applications

Audio, cameras, television, home appliance, office/communications/portable/industrial equipment, automobile, etc

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.

RENESAS

Table 1.2 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(100-pin version)

Number of Basic Instructions 91 instructions 11 instructions 12 instructions 13 instructions 14 inst[IRGLK]=24MHz, VCC1=3.3 to 5.5V 14.7ns(IRGLK)=24MHz, VCC1=4.0 to 5.5 10 inst[IRGLK]=24MHz, VCC1=2.7 to 5.5V 14.7ns(IRGLK)=24MHz, VCC1=4.0 to 5.5 10 instructions 14 instruction 14 instruction 15 instruction 15 instruction 15 instruction 16 instru		Item	Performance	, . ,			
Number of Basic Instructions		nem		M46C/62DT(4)			
Minimum Instruction Execution Time 41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V) 41.7ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5 to 00srel(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)	ODLI	Number of Desir Instructions		W116C/62P1(+)			
Execution Time	CPU			AA 7::-///DOLIG OANUL VOOA A 0 t- 5 5V)			
Operating Mode				41./ns(f(BCLK)=24MHz, VCC1=4.0 to 5.5V)			
Address Space				Single-chip			
Memory Capacity See Table 1.4 to 1.7 Product List		Sporaurig Mode	• • • • • • • • • • • • • • • • • • • •	Omg.o omp			
Peripheral Function Port Input/Output: 87 pins, Input: 1 pin Multifunction Timer Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels, Three phase motor control circuit Serial Interface 3 channels Clock synchronous, UART, I2C bus(1), IEBus(2) 2 channels Clock synchronous UART, I2C bus(1), IEBus(2) 2 channels CRC Calculation Circuit CCITT-CRC UAtchdog Timer 15 bits x 2 channels CRC Calculation Circuit CCITT-CRC UAtchdog Timer 15 bits x 1 channel (with prescaler) Interrupt Interrupt Interrupt Interrupt Interrupt Interrupt Uatchdog Ua		Address Space	1 Mbyte (Available to 4 Mbytes by	1 Mbyte			
Peripheral Function Port							
Function Multifunction Timer Timer A : 16 bits x 5 channels, Timer B : 16 bits x 6 channels, Three phase motor control circuit		Memory Capacity	See Table 1.4 to 1.7 Product Lis	st			
Three phase motor control circuit Serial Interface 3 channels Clock synchronous, UART, I2C bus(1), IEBus(2) 2 channels Clock synchronous A/D Converter 10-bit A/D converter: 1 circuit, 26 channels D/A Converter	•						
Clock synchronous, UART, I²C bus(1), IEBus(2) 2 channels Clock synchronous A/D Converter D/A Converter B bits x 2 channels DMAC 2 channels CRC Calculation Circuit CCITT-CRC Watchdog Timer Interrupt Interrupt Clock Generation Circuit Von-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor. Oscillation Stop Detection Function Voltage Detection Circuit VoC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (*(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (*(BCLK=10MHz) 1.8 µA (VCC1=VCC2=3V, f(BCLK)=10MHz) 1.8 µA (VCC1=VCC2=3V, f(BCLK)=24MHz) 2.0 µA (VCC1=VCC2=5V, f(SCIN)=32kHz, wait mode) 0.7 µA (VCC1=VCC2=3V, stop mode) Flash memory Version Program Ale Fase Endurance Clock synchronous 10-bit A/D converter: 1 circuit, 26 channels 10-bit A/D converter: 1 circuit, 26 channels 2 c	Function	Multifunction Timer		r B: 16 bits x 6 channels,			
D/A Converter 8 bits x 2 channels		Serial Interface	Clock synchronous, UART, I ² C bu 2 channels	us ⁽¹⁾ , IEBus ⁽²⁾			
DMAC 2 channels		A/D Converter	10-bit A/D converter: 1 circuit, 26 channels				
CRC Calculation Circuit CCITT-CRC Watchdog Timer 15 bits x 1 channel (with prescaler) Interrupt Internal: 29 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels Clock Generation Circuit 4 circuits Main clock generation circuit (*), Subclock generation circuit (*), On-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor. Oscillation Stop Detection Function Voltage Detection Circuit Available (option (5)) Absent Supply Voltage VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1=VCC2=4.0 to 5.5V (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz) RmA (VCC1=VCC2=3V, f(BCLK)=24MHz) RmA (VCC1=VCC2=3V, f(BCLK)=10MHz) RmA (VCC1=VCC2=3V, f(BCLK)=10MHz) RmA (VCC1=VCC2=3V, f(BCLK)=24MHz) RmA (VCC1=VCC2=5V, f(BCLK)=24MHz) RmA (VCC1=VCC2=3V, f(BCLK)=24MHz) RmA (VCC1=VCC2=5V, f(BCLK)=24MHz) RmA (V		D/A Converter					
Watchdog Timer 15 bits x 1 channel (with prescaler)		DMAC	2 channels				
Interrupt		CRC Calculation Circuit	CCITT-CRC				
Interrupt		Watchdog Timer	15 bits x 1 channel (with prescaler)				
Clock Generation Circuit A circuits Main clock generation circuit (*), Subclock generation circuit (*), On-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor. Stop detection of main clock oscillation, re-oscillation detection function Voltage Detection Circuit Available (option (5)) Electric Characteristics Supply Voltage VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz) Power Consumption 14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz) 1.8µA (VCC1=VCC2=3V, f(BCLK)=10MHz) 1.8µA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode) 0.8µA (VCC1=VCC2=5V, stop mode) Flash memory Version Program and Erase Endurance 100 times (all area) or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1) (3)							
Detection Function		Clock Generation Circuit	Main clock generation circuit (*), Subclock generation circuit (*), On-chip oscillator, PLL synthesizer				
Supply Voltage			Stop detection of main clock oscillation, re-oscillation detection				
Characteristics VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz)) (f(BCLK=24MHz)) (2,0,0,0) (f(BCLK=24MHz)) (2,0,0,0) (f(BCLK=24MHz)) (2,0,0,0) (f(BCLK=24MHz)) (2,0,0,0) (2,0,0,0) (2,0,0,0) (3,0,0) (3,0,0) (3,0,		Voltage Detection Circuit	Available (option ⁽⁵⁾)	Absent			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Supply Voltage	VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to				
version Program and Erase Endurance 100 times (all area) or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1) (3)		Power Consumption	8 mA (VCC1=VCC2=3V, $f(BCLK)=10MHz$) 1.8 μ A (VCC1=VCC2=3V, $f(XCIN)=32kHz$, wait mode)	wait mode)			
Endurance or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1)	Flash memory	Program/Erase Supply Voltage	3.3±0.3 V or 5.0±0.5 V	5.0±0.5 V			
	version	_	or 1,000 times (user ROM area with	out block A and block 1)			
Operating Ambient Temperature -20 to 85°C, -40 to 85°C V version : -40 to 85°C V version : -40 to 125°C	Operating Ambi	ent Temperature	-20 to 85°C,	T version : -40 to 85°C			
Package 100-pin plastic mold QFP, LQFP	Package		100-pin plastic mold QFP, LQFP	ı			

- 1. I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- 2. IEBus is a registered trademark of NEC Electronics Corporation.
- 3. See Table 1.8 and 1.9 Product Code for the program and erase endurance, and operating ambient temperature.
 - In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- 4. Use the M16C/62PT on VCC1=VCC2
- 5. All options are on request basis.



1.3 Block Diagram

Figure 1.1 is a M16C/62P Group (M16C/62P, M16C/62PT) 128-pin and 100-pin version Block Diagram, Figure 1.2 is a M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version Block Diagram.




Figure 1.1 M16C/62P Group (M16C/62P, M16C/62PT) 128-pin and 100-pin version Block Diagram

Page 5 of 96

Table 1.21 Pin Description (80-pin Version) (2)

Signal Name	Pin Name	I/O	Power	Description
Reference voltage input	VREF	Type	Supply ⁽¹⁾ VCC1	Applies the reference voltage for the A/D converter and D/A converter.
A/D converter	AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7	I	VCC1	Analog input pins for the A/D converter.
	ADTRG	I	VCC1	This is an A/D trigger input pin.
	ANEX0	I/O	VCC1	This is the extended analog input pin for the A/D converter, and is the output in external op-amp connection mode.
	ANEX1	I	VCC1	This is the extended analog input pin for the A/D converter.
D/A converter	DA0, DA1	0	VCC1	This is the output pin for the D/A converter.
I/O port ⁽¹⁾	P0_0 to P0_7, P2_0 to P2_7, P3_0 to P3_7, P5_0 to P5_7, P6_0 to P6_7, P10_0 to P10_7	I/O	VCC1	8-bit I/O ports in CMOS, having a direction register to select an input or output. Each pin is set as an input port or output port. An input port can be set for a pull-up or for no pull-up in 4-bit unit by program.
	P8_0 to P8_4, P8_6, P8_7, P9_0, P9_2 to P9_7	I/O	VCC1	I/O ports having equivalent functions to P0.
	P4_0 to P4_3, P7_0, P7_1, P7_6, P7_7	I/O	VCC1	I/O ports having equivalent functions to P0. (however, output of P7_0 and P7_1 for the N-channel open drain output.)
Input port	P8_5	I	VCC1	Input pin for the NMI interrupt. Pin states can be read by the P8_5 bit in the P8 register.

I: Input O: Output I/O: Input and output

NOTES:

1. There is no external connections for port P1, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version. Set the direction bits in these ports to "1" (output mode), and set the output data to "0" ("L") using the program.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.1 Central Processing Unit Register

2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers.

R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

3. Memory

Figure 3.1 is a Memory Map of the M16C/62P group. The address space extends the 1M bytes from address 00000h to FFFFFh.

The internal ROM is allocated in a lower address direction beginning with address FFFFFh. For example, a 64-Kbyte internal ROM is allocated to the addresses from F0000h to FFFFFh.

As for the flash memory version, 4-Kbyte space (block A) exists in 0F000h to 0FFFFh. 4-Kbyte space is mainly for storing data. In addition to storing data, 4-Kbyte space also can store programs.

The fixed interrupt vector table is allocated to the addresses from FFFDCh to FFFFFh. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 00400h. For example, a 10-Kbyte internal RAM is allocated to the addresses from 00400h to 02BFFh. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SRF is allocated to the addresses from 00000h to 003FFh. Peripheral function control registers are located here. Of the SFR, any area which has no functions allocated is reserved for future use and cannot be used by users.

The special page vector table is allocated to the addresses from FFE00h to FFFDBh. This vector is used by the JMPS or JSRS instruction. For details, refer to the M16C/60 and M16C/20 Series Software Manual.

In memory expansion and microprocessor modes, some areas are reserved for future use and cannot be used by users. Use M16C/62P (80-pin version) and M16C/62PT in single-chip mode. The memory expansion and microprocessor modes cannot be used




Figure 3.1 Memory Map

Page 33 of 96

Special Function Register (SFR) 4.

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.6 list the SFR information.

Table 4.1 SFR Information (1) (1)

0005h Processor Mode Register 1 PM1 00 0006h System Clock Control Register 0 CM0 01 0007h System Clock Control Register 1 CM1 00 0008h Chip Select Control Register (6) CSR 00 0009h Address Match Interrupt Enable Register AIER XX 000Ah Protect Register PRCR XX 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0X 000Dh 000Eh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	After Reset 00000000b(CNVSS pin is "L") 0000011b(CNVSS pin is "H") 0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b Xh 0XXXXXXb(4)
0001h 0002h 0003h 0004h 0004h Processor Mode Register 0 (2) 0005h Processor Mode Register 1 0006h System Clock Control Register 0 0007h System Clock Control Register 1 0008h Chip Select Control Register (6) 0009h Address Match Interrupt Enable Register 000Ah Protect Register 000Bh Data Bank Register (6) 000Ch Oscillation Stop Detection Register (3) 000Ch Oscillation Stop Detection Register (3) 000Bh Watchdog Timer Start Register 000Fh Watchdog Timer Control Register 000Fh Watchdog Timer Control Register 0010h Address Match Interrupt Register 0	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0002h 0003h 0004h Processor Mode Register 0 (2) PM0 00 0005h Processor Mode Register 1 PM1 00 0006h System Clock Control Register 0 CM0 01 0007h System Clock Control Register 1 CM1 00 0008h Chip Select Control Register (6) CSR 00 0009h Address Match Interrupt Enable Register AIER XX 000Ah Protect Register PRCR XX 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 03 000Dh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0003h Processor Mode Register 0 (2) PM0 00 0004h Processor Mode Register 1 PM1 00 0005h Processor Mode Register 1 PM1 00 0006h System Clock Control Register 0 CM0 01 0007h System Clock Control Register 1 CM1 00 0008h Chip Select Control Register (6) CSR 00 0009h Address Match Interrupt Enable Register AIER XX 000Ah Protect Register PRCR XX 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0X 000Dh Wolden Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0004h Processor Mode Register 0 (2) PM0 00 0005h Processor Mode Register 1 PM1 00 0006h System Clock Control Register 0 CM0 01 0007h System Clock Control Register 1 CM1 00 0008h Chip Select Control Register (6) CSR 00 0009h Address Match Interrupt Enable Register AIER XX 000Ah Protect Register PRCR XX 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0X 000Dh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0005h Processor Mode Register 1 PM1 00 0006h System Clock Control Register 0 CM0 01 0007h System Clock Control Register 1 CM1 00 0008h Chip Select Control Register (6) CSR 00 0009h Address Match Interrupt Enable Register AIER XX 000Ah Protect Register PRCR XX 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0X 000Bh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0005h Processor Mode Register 1 PM1 00 0006h System Clock Control Register 0 CM0 01 0007h System Clock Control Register 1 CM1 00 0008h Chip Select Control Register (b) CSR 00 0009h Address Match Interrupt Enable Register AIER XX 000Ah Protect Register PRCR XX 000Bh Data Bank Register (b) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0X 000Dh 000Eh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	0001000b 1001000b 0100000b 0000001b XXXXX00b X000000b 0h X000000b
0006h System Clock Control Register 0 CM0 01 0007h System Clock Control Register 1 CM1 00 0008h Chip Select Control Register (6) CSR 00 0009h Address Match Interrupt Enable Register AIER X 000Ah Protect Register PRCR X 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 00 000Dh Watchdog Timer Start Register WDTS X 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	0100000b 0000001b XXXXX00b X000000b 0h X000000b
0007h System Clock Control Register 1 CM1 00 0008h Chip Select Control Register (6) CSR 00 0009h Address Match Interrupt Enable Register AIER XX 000Ah Protect Register PRCR XX 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0X 000Dh 000Dh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	0100000b 0000001b XXXXX00b X000000b 0h X000000b
0008h Chip Select Control Register (6) CSR 00 0009h Address Match Interrupt Enable Register AIER XX 000Ah Protect Register PRCR XX 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0X 000Dh 000Dh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	0000001b XXXXX00b X000000b 0h X000000b
0009h Address Match Interrupt Enable Register AIER XX 000Ah Protect Register PRCR XX 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0X 000Dh 000Dh Wolfs XX 000Fh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	XXXXX00b X000000b 0h X000000b
000Ah Protect Register PRCR XX 000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0X 000Dh 000Eh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 0X 0010h Address Match Interrupt Register 0 RMAD0 0X	X000000b 0h X000000b Xh
000Bh Data Bank Register (6) DBR 00 000Ch Oscillation Stop Detection Register (3) CM2 0) 000Dh 000Eh Watchdog Timer Start Register WDTS X3 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	0h X000000b Xh
000Ch Oscillation Stop Detection Register (3) CM2 0) 000Dh 000Eh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	X000000b Xh
000Dh 000Dh 000Eh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	Xh
000Eh Watchdog Timer Start Register WDTS XX 000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	
000Fh Watchdog Timer Control Register WDC 00 0010h Address Match Interrupt Register 0 RMAD0 00	
0010h Address Match Interrupt Register 0 RMAD0 00	
	0h
	0h
0013h	Ol-
	0h
	0h
	0h
0017h	
0018h	
	0001000b
	0h
	0h
001Ch PLL Control Register 0 PLC0 00	001X010b
001Dh	
001Eh Processor Mode Register 2 PM2 XX	XX00000b
	0h
	Xh
	Xh
	Xh
0023h	7.11
	Xh
	Xh
	Xh
0027h	<u> </u>
	Vh
	Xh
	Xh
002Ah 002Bh	
1002Bh	
	0000X00b
002Ch DMA0 Control Register DM0CON 00	
002Ch DMA0 Control Register DM0CON 00 002Dh Image: Control Register Image: Control Register	
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Eh	
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Fh 002Fh	
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Fh 002Fh 002Fh 0030h DMA1 Source Pointer SAR1 XX	Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Fh 0030h 0030h DMA1 Source Pointer SAR1 XX 0031h XX XX	Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Fh 0030h 0030h DMA1 Source Pointer SAR1 XX 0031h XX XX	
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Fh 0030h 0030h DMA1 Source Pointer SAR1 XX 0031h XX XX	Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 00 00 002Eh 002Fh 00 0030h DMA1 Source Pointer SAR1 XX 0031h 0032h XX 0033h XX XX 0033h XX XX	Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Eh 002Eh 003Eh 003Eh 003Eh 003Bh 0031h 0031h 0031h 0032Eh	Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Fh 002Fh 0030h 0030h 0030h 0031h 0031h 0032h 0032h 0032h 0033h 0034h 0034h 0034h 0034h 0034h 0034h 0035h	Xh Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Fh 0030h 0030h 0030h 0030h 0031h XX	Xh Xh Xh Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Fh 0030h 0030h 0030h 0030h XX 0031h 0032h XX XX XX XX 0033h 0034h DMA1 Destination Pointer DAR1 XX 0035h 0036h XX XX 0037h XX XX XX	Xh Xh Xh Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Eh 002Fh 0030h DMA1 Source Pointer SAR1 XX 0031h 0032h XX XX 0033h 0034h DMA1 Destination Pointer DAR1 XX 0036h XX XX XX 0037h 0038h DMA1 Transfer Counter TCR1 XX	Xh Xh Xh Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Eh 002Fh 0030h 0031h XX 0031h XX XX 0032h XX XX 0033h XX XX 0034h DMA1 Destination Pointer DAR1 XX 0035h XX 0037h XX 0038h DMA1 Transfer Counter TCR1 XX XX XX	Xh Xh Xh Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Eh 002Fh 0030h 0030h 0031h XX 0031h 0032h XX XX 0032h 0034h XX XX 0035h 0036h XX XX 0037h 0038h DMA1 Transfer Counter TCR1 XX 0038h 003Ah XX XX	Xh Xh Xh Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Eh 002Eh 0030h 0030h 0030h 0030h 0031h 0031h 0031h 0032h 0032h 0032h 0033h 0033h 0034h 0034h 0034h 0035h 0036h 0036h 0038h	Xh Xh Xh Xh Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Fh 0030h 0030h 0030h 0030h 0030h SAR1 XX 0031h 0032h XX XX XX XX XX 0033h DMA1 Destination Pointer DAR1 XX X	Xh Xh Xh Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Fh 0030h 0030h 0030h 0030h 0030h XX1 XX2 0031h 0032h XX2 XX3	Xh Xh Xh Xh Xh Xh
002Ch DMA0 Control Register DM0CON 00 002Dh 002Eh 002Fh 0030h 0030h DMA1 Source Pointer SAR1 XX 0031h 0032h XX XX XX XX 0033h DMA1 Destination Pointer DAR1 XX	Xh Xh Xh Xh Xh Xh

- The blank areas are reserved and cannot be accessed by users.
- 2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.

 3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.


 4. The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.

 5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

 6. This register in M16C/62PT cannot be used.

 X: Nothing is mapped to this bit








Figure 5.9 Timing Diagram (7)

Table 5.31 Electrical Characteristics (2) (1)

Cumbal	Doromot	•	Maga	uring Condition	,	Standard	t	Unit
Symbol	Paramet	eı	ivieas	suring Condition	Min.	Тур.	Max.	Unit
Icc	Power Supply Current (Vcc1=Vcc2=2.7V to 3.6V)	In single-chip mode, the output	Mask ROM	f(BCLK)=10MHz No division		8	11	mA
	,	pins are open and other pins are Vss		No division, On-chip oscillation		1		mA
			Flash Memory	f(BCLK)=10MHz, No division		8	13	mA
			,	No division, On-chip oscillation		1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, VCC1=3.0V		12		mA
			Flash Memory Erase	f(BCLK)=10MHz, VCC1=3.0V		22		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾		25		μА
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾		25		μА
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾		420		μА
				On-chip oscillation, Wait mode		45		μА
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		6.0		μА
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		1.8		μА
				Stop mode Topr =25°C		0.7	3.0	μА
Idet4	Low Voltage Detection Diss	sipation Current (4)				0.6	4	μА
Idet3	Reset Area Detection Dissi	pation Current (4)				0.4	2	μА

- NOTES:

 1. Referenced to Vcc1=Vcc2=2.7 to 3.3V, Vss = 0V at Topr = -20 to 85°C / -40 to 85°C, f(BCLK)=10MHz unless otherwise specified.

 2. With one timer operated using fC32.

 3. This indicates the memory in which the program to be executed exists.

 4. Idea is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet4: VC27 bit in the VCR2 register Idet3: VC26 bit in the VCR2 register

VCC1=VCC2=3V

Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.34 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	150		ns
tw(TAH)	TAilN Input HIGH Pulse Width	60		ns
tw(TAL)	TAilN Input LOW Pulse Width	60		ns

Table 5.35 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Farameter	Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	600		ns
tw(TAH)	TAilN Input HIGH Pulse Width	300		ns
tw(TAL)	TAilN Input LOW Pulse Width	300		ns

Table 5.36 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	idard	Unit
Symbol	Falanielei	Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	300		ns
tw(TAH)	TAilN Input HIGH Pulse Width	150		ns
tw(TAL)	TAilN Input LOW Pulse Width	150		ns

Table 5.37 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol Parameter	Darameter	Standard		Unit
Symbol	Farameter	Min.	Max.	Offit
tw(TAH)	TAilN Input HIGH Pulse Width	150		ns
tw(TAL)	TAilN Input LOW Pulse Width	150		ns

Table 5.38 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Faidilletei	Min.	Max.	Offic
tc(UP)	TAiOUT Input Cycle Time	3000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1500		ns
tw(UPL)	TAiOUT Input LOW Pulse Width	1500		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	600		ns
th(TIN-UP)	TAiOUT Input Hold Time	600		ns

Table 5.39 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Falanielei	Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	2		μS
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	500		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	500		ns



VCC1=VCC2=3V

Timing Requirements

(VCC1 = VCC2 = 3V, Vss = 0V, at Topr = -20 to 85° C / -40 to 85° C unless otherwise specified)

Table 5.40 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
Symbol	Farameter	Min.	Max.	Offit
tc(TB)	TBilN Input Cycle Time (counted on one edge)	150		ns
tw(TBH)	TBilN Input HIGH Pulse Width (counted on one edge)	60		ns
tw(TBL)	TBilN Input LOW Pulse Width (counted on one edge)	60		ns
tc(TB)	TBilN Input Cycle Time (counted on both edges)	300		ns
tw(TBH)	TBilN Input HIGH Pulse Width (counted on both edges)	120		ns
tw(TBL)	TBilN Input LOW Pulse Width (counted on both edges)	120		ns

Table 5.41 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TB)	TBilN Input Cycle Time	600		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	300		ns
tw(TBL)	TBiIN Input LOW Pulse Width	300		ns

Table 5.42 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TB)	TBilN Input Cycle Time	600		ns
tw(TBH)	TBilN Input HIGH Pulse Width	300		ns
tw(TBL)	TBilN Input LOW Pulse Width	300		ns

Table 5.43 A/D Trigger Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(AD)	ADTRG Input Cycle Time	1500		ns
tw(ADL)	ADTRG Input LOW Pulse Width	200		ns

Table 5.44 Serial Interface

Symbol	Parameter	Star	Unit	
Symbol	raidilielei	Min.	Max.	Offic
tc(CK)	CLKi Input Cycle Time	300		ns
tw(CKH)	CLKi Input HIGH Pulse Width	150		ns
tw(CKL)	CLKi Input LOW Pulse Width	150		ns
td(C-Q)	TXDi Output Delay Time		160	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	100		ns
th(C-D)	RXDi Input Hold Time	90		ns

Table 5.45 External Interrupt INTi Input

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tw(INH)	INTi Input HIGH Pulse Width	380		ns
tw(INL)	INTi Input LOW Pulse Width	380		ns



VCC1=VCC2=3V

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified)

Table 5.47 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

Symbol	Parameter		Stan	dard	Unit	
Symbol			Min.	Max.	Offic	
td(BCLK-AD)	Address Output Delay Time			30	ns	
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4		ns	
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns	
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns	
td(BCLK-CS)	Chip Select Output Delay Time			30	ns	
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4		ns	
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns	
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns	
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 5.12		30	ns	
th(BCLK-RD)	RD Signal Output Hold Time	I Iguie 3.12	0		ns	
td(BCLK-WR)	WR Signal Output Delay Time			30	ns	
th(BCLK-WR)	WR Signal Output Hold Time		0		ns	
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns	
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		4		ns	
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns	
th(WR-DB)	Data Output Hold Time (in relation to WR)(3)		(NOTE 2)		ns	
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns	

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(\text{BCLK})} - 40[\text{ns}] \qquad \begin{array}{l} \text{n is "1" for 1-wait setting, "2" for 2-wait setting} \\ \text{and "3" for 3-wait setting.} \\ \text{(BCLK) is 12.5MHz or less.} \end{array}$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.

Hold time of data bus is expressed in


$$t = -CR X In (1-VoL / Vcc2)$$

by a circuit of the right figure.

For example, when VoL = 0.2Vcc2, C = 30pF, R = 1k Ω , hold time of output "L" level is

$$t = -30pF X 1k\Omega X In(1-0.2Vcc2 / Vcc2)$$

= 6.7 ns.






Figure 5.21 Timing Diagram (9)

5.2 Electrical Characteristics (M16C/62PT)

Table 5.49 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage		Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
AVcc	Analog Supply Voltage		Vcc1=Vcc2=AVcc	-0.3 to 6.5	V
Vı	Input Voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, VREF, XIN		-0.3 to Vcc1+0.3 (1)	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Vo	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XOUT		-0.3 to Vcc1+0.3 ⁽¹⁾	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		-0.3 to Vcc2+0.3 ⁽¹⁾	V
		P7_0, P7_1		-0.3 to 6.5	V
Pd	Power Dissipation	on	-40°C <topr≤85°c< td=""><td>300</td><td>mW</td></topr≤85°c<>	300	mW
			85°C <topr≤125°c< td=""><td>200</td><td>TIIVV</td></topr≤125°c<>	200	TIIVV
Topr	Operating Ambient	When the Microcomputer is Operating		-40 to 85 / -40 to 125	°C
	Temperature	Flash Program Erase		0 to 60	
Tstg	Storage Temper	ature		-65 to 150	°C

- 1. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.
- 2. T version = -40 to 85 °C, V version = -40 to 125 °C.

Table 5.51 A/D Conversion Characteristics (1)

Come le el	Davassa			Managerian Canadition		Standard	ı	Unit
Symbol	Parame	ter	Measuring Condition		Min.	Тур.	Max.	Unit
_	Resolution		VREF=V	/cc1			10	Bits
INL	Integral Non-Linearity Error	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
		8bit	VREF=V	/cc1=5V			±2	LSB
-	Absolute Accuracy	10bit	VREF= VCC1= 5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
				External operation amp connection mode			±7	LSB
		8bit	VREF=V	/cc1=5V			±2	LSB
=	Tolerance Level Impeda	ance				3		kΩ
DNL	Differential Non-Linearit	y Error					±1	LSB
=	Offset Error						±3	LSB
=	Gain Error						±3	LSB
RLADDER	Ladder Resistance		VREF=V	/cc1	10		40	kΩ
tconv	10-bit Conversion Time Function Available	, Sample & Hold	VREF=V	/cc1=5V, φAD=12MHz	2.75			μЅ
tconv	8-bit Conversion Time, Function Available	Sample & Hold	VREF=V	/cc1=5V, φAD=12MHz	2.33			μS
tsamp	Sampling Time				0.25			μS
VREF	Reference Voltage				2.0		Vcc1	V
VIA	Analog Input Voltage				0		VREF	V

NOTES:

- 1. Referenced to Vcc1=AVcc=VREF=4.0 to 5.5V, Vss=AVss=0V at Topr = -40 to 85°C / -40 to 125°C unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C
- 2. ϕ AD frequency must be 12 MHz or less.
- 3. When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 2. When sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 2.

Table 5.52 D/A Conversion Characteristics (1)

Symbol	Parameter	Measuring Condition	Standard			Unit
			Min.	Тур.	Max.	Offic
_	Resolution				8	Bits
_	Absolute Accuracy				1.0	%
tsu	Setup Time				3	μS
Ro	Output Resistance		4	10	20	kΩ
IVREF	Reference Power Supply Input Current	(NOTE 2)			1.5	mA

- 1. Referenced to Vcc1=VREF=4.0 to 5.5V, Vss=AVss=0V at Topr = -40 to 85°C / -40 to 125°C unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C
- 2. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to "00h". The resistor ladder of the A/D converter is not included. Also, when D/A register contents are not "00h", the IVREF will flow even if Vref id disconnected by the A/D control register.



VCC1=VCC2=5V

Timing Requirements

(VCC1 = VCC2 = 5V, Vss = 0V, at T_{opr} = -40 to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)

Table 5.60 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	100		ns
tw(TAH)	TAilN Input HIGH Pulse Width	40		ns
tw(TAL)	TAilN Input LOW Pulse Width	40		ns

Table 5.61 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	400		ns
tw(TAH)	TAilN Input HIGH Pulse Width	200		ns
tw(TAL)	TAilN Input LOW Pulse Width	200		ns

Table 5.62 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Offit
tc(TA)	TAilN Input Cycle Time	200		ns
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

Table 5.63 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tw(TAH)	TAilN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

Table 5.64 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Onit
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input HIGH Pulse Width	1000		ns
tw(UPL)	TAiOUT Input LOW Pulse Width 1000			
tsu(UP-TIN)	TAiOUT Input Setup Time 400			
th(TIN-UP)	TAiOUT Input Hold Time 400			

Table 5.65 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	Offic
tc(TA)	TAilN Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	200		ns



VCC1=VCC2=5V

Switching Characteristics

(VCC1 = VCC2 = 5V, Vss = 0V, at T_{opr} = -40 to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)






Figure 5.23 Ports P0 to P10 Measurement Circuit





REVISION HISTORY

Rev. Date			Description
Rev.	Date	Page	Summary
1.10	May 28, 2003	1	Applications are partly revised.
		2	Table 1.1.1 is partly revised.
		4-5	Table 1.1.2 and 1.1.3 is partly revised.
			"Note 1" is partly revised.
		22	Table 1.5.3 is partly revised.
		23	Table 1.5.5 is partly revised.
			Table 1.5.6 is added.
		24	Table 1.5.9 is partly revised.
		30	Notes 1 and 2 in Table 1.5.26 is partly revised.
		31	Notes 1 in Table 1.5.27 is partly revised.
		30-31	Note 3 is added to "Data output hold time (refers to BCLK)" in Table 1.5.26 and 1.5.27.
		32	Note 4 is added to "th(ALE-AD)" in Table 1.5.28.
		30-32	Switching Characteristics is partly revised.
		36-39	th(WR-AD) and th(WR-DB) in Figure 1.5.5 to 1.5.8 is partly revised.
		40-41	th(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.5.9 to
			1.5.10 is partly revised.
		42	Note 2 is added to Table 1.5.29.
		47	Notes 1 and 2 in Table 1.5.45 is partly revised.
		48	Notes 1 in Table 1.5.46 is partly revised.
		47-48	Note 3 is added to "Data output hold time (refers to BCLK)" in Table
			1.5.45 and 1.5.46.
		49	Note 4 is added to "th(ALE-AD)" in Table 1.5.47.
		47-48	Switching Characteristics is partly revised.
		53-56 57-58	th(WR-AD) and th(WR-DB) in Figure 1.5.15 to 1.5.18 is partly revised. th(ALE-AD), th(WR-CS), th(WR-DB) and th(WR-AD) in Figure 1.5.19 to
		37 30	1.5.20 is partly revised.
2.00	Oct 29, 2003	-	Since high reliability version is added, a group name is revised. M16C/62 Group (M16C/62P) → M16C/62 Group (M16C/62P, M16C/62PT)
		2-4	Table 1.1 to 1.3 are revised. Note 3 is partly revised.
		2-4	Table 1.1 to 1.3 are revised.
			Note 3 is partly revised.
		6	Figure 1.2 Note5 is deleted.
		7-9	Table 1.4 to 1.7 Product List is partly revised.
		11	Table 1.8 and Figure 1.4 are added.
		12-15	Figure 1.5 to 1.9 ZP is added.
		17,19	Table 1.10 and 1.12 ZP is added to timer A.
		18,20	Table 1.11 and 1.13 VCC1 is added to VREF.
		30 31-32	Table 5.1 is revised.
		31-32	Table 5.2 and 5.3 are revised.