



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	31K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30626fhfpfp-u7c

1. Overview

The M16C/62P Group (M16C/62P, M16C/62PT) of single-chip microcomputers are built using the high performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 80-pin, 100-pin and 128-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. In addition, this microcomputer contains a multiplier and DMAC which combined with fast instruction processing capability, makes it suitable for control of various OA, communication, and industrial equipment which requires high-speed arithmetic/logic operations.

1.1 Applications

Audio, cameras, television, home appliance, office/communications/portable/industrial equipment, automobile, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.




Figure 1.2 M16C/62P Group (M16C/62P, M16C/62PT) 80-pin version Block Diagram

Table 1.6 Product List (3) (T version (M16C/62PT))**As of Dec. 2005**

Type No.	ROM Capacity	RAM Capacity	Package Type (1)	Remarks	
M3062CM6T-XXXFP (D)	48 Kbytes	4 Kbytes	PRQP0100JB-A	Mask ROM version	T Version (High reliability 85°C version)
M3062CM6T-XXXGP (D)			PLQP0100KB-A		
M3062EM6T-XXXGP (P)			PRQP0080JA-A		
M3062CM8T-XXXFP (D)	64 Kbytes	4 Kbytes	PRQP0100JB-A	Flash memory version (2)	
M3062CM8T-XXXGP (D)			PLQP0100KB-A		
M3062EM8T-XXXGP (P)			PRQP0080JA-A		
M3062CMAT-XXXFP (D)	96 Kbytes	5 Kbytes	PRQP0100JB-A		
M3062CMAT-XXXGP (D)			PLQP0100KB-A		
M3062EMAT-XXXGP (P)			PRQP0080JA-A		
M3062AMCT-XXXFP (D)	128 Kbytes	10 Kbytes	PRQP0100JB-A		
M3062AMCT-XXXGP (D)			PLQP0100KB-A		
M3062BMCT-XXXGP (P)			PRQP0080JA-A		
M3062CF8TFP (D)	64 K+4 Kbytes	4 Kbytes	PRQP0100JB-A		
M3062CF8TGP			PLQP0100KB-A		
M3062AFCTFP (D)	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A		
M3062AFCTGP (D)			PLQP0100KB-A		
M3062BFCTGP (P)			PRQP0080JA-A		
M3062JFHTFP (D)	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A		
M3062JFHTGP (D)			PLQP0100KB-A		

(D): Under development

(P): Under planning

NOTES:

1. The old package type numbers of each package type are as follows.
PRQP0100JB-A : 100P6S-A,
PLQP0100KB-A : 100P6Q-A,
PRQP0080JA-A : 80P6S-A
2. In the flash memory version, there is 4K bytes area (block A).

Table 1.15 Pin Characteristics for 80-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_5			CLK4	ANEX0	
2		P9_4		TB4IN		DA1	
3		P9_3		TB3IN		DA0	
4		P9_2		TB2IN	SOUT3		
5		P9_0		TB0IN	CLK3		
6	CNVSS (BYTE)						
7	XCIN	P8_7					
8	XCOUT	P8_6					
9	RESET						
10	XOUT						
11	VSS						
12	XIN						
13	VCC1						
14		P8_5	NMI				
15		P8_4	INT2	ZP			
16		P8_3	INT1				
17		P8_2	INT0				
18		P8_1		TA4IN			
19		P8_0		TA4OUT			
20		P7_7		TA3IN			
21		P7_6		TA3OUT			
22		P7_1		TA0IN/TB5IN	RXD2/SCL2		
23		P7_0		TA0OUT	TXD2/SDA2		
24		P6_7			TXD1/SDA1		
25		P6_6			RXD1/SCL1		
26		P6_5			CLK1		
27		P6_4			CTS1/RTS1/CTS0/CLKS1		
28		P6_3			TXD0/SDA0		
29		P6_2			RXD0/SCL0		
30		P6_1			CLK0		
31		P6_0			CTS0/RTS0		
32		P5_7					CLKOUT
33		P5_6					
34		P5_5					
35		P5_4					
36		P5_3					
37		P5_2					
38		P5_1					
39		P5_0					
40		P4_3					
41		P4_2					
42		P4_1					
43		P4_0					
44		P3_7					
45		P3_6					
46		P3_5					
47		P3_4					
48		P3_3					
49		P3_2					
50		P3_1					

Table 1.16 Pin Characteristics for 80-Pin Package (2)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51		P3_0					
52		P2_7				AN2_7	
53		P2_6				AN2_6	
54		P2_5				AN2_5	
55		P2_4				AN2_4	
56		P2_3				AN2_3	
57		P2_2				AN2_2	
58		P2_1				AN2_1	
59		P2_0				AN2_0	
60		P0_7				AN0_7	
61		P0_6				AN0_6	
62		P0_5				AN0_5	
63		P0_4				AN0_4	
64		P0_3				AN0_3	
65		P0_2				AN0_2	
66		P0_1				AN0_1	
67		P0_0				AN0_0	
68		P10_7	KI3			AN7	
69		P10_6	KI2			AN6	
70		P10_5	KI1			AN5	
71		P10_4	KI0			AN4	
72		P10_3				AN3	
73		P10_2				AN2	
74		P10_1				AN1	
75	AVSS						
76		P10_0				AN0	
77	VREF						
78	AVCC						
79		P9_7			SIN4	ADTRG	
80		P9_6			SOUT4	ANEX1	

4. Special Function Register (SFR)

SFR(Special Function Register) is the control register of peripheral functions. Tables 4.1 to 4.6 list the SFR information.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0 (2)	PM0	00000000b(CNVSS pin is "L") 00000011b(CNVSS pin is "H")
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Chip Select Control Register (6)	CSR	00000001b
0009h	Address Match Interrupt Enable Register	AIER	XXXXXX00b
000Ah	Protect Register	PRCR	XX000000b
000Bh	Data Bank Register (6)	DBR	00h
000Ch	Oscillation Stop Detection Register (3)	CM2	0X000000b
000Dh			
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00XXXXXXXXb (4)
0010h	Address Match Interrupt Register 0	RMAD0	00h 00h X0h
0011h			
0012h			
0013h			
0014h	Address Match Interrupt Register 1	RMAD1	00h 00h X0h
0015h			
0016h			
0017h			
0018h			
0019h	Voltage Detection Register 1 (5, 6)	VCR1	00001000b
001Ah	Voltage Detection Register 2 (5, 6)	VCR2	00h
001Bh	Chip Select Expansion Control Register (6)	CSE	00h
001Ch	PLL Control Register 0	PLC0	0001X010b
001Dh			
001Eh	Processor Mode Register 2	PM2	XXX00000b
001Fh	Low Voltage Detection Interrupt Register (6)	D4INT	00h
0020h	DMA0 Source Pointer	SAR0	XXh XXh XXh
0021h			
0022h			
0023h			
0024h	DMA0 Destination Pointer	DAR0	XXh XXh XXh
0025h			
0026h			
0027h			
0028h	DMA0 Transfer Counter	TCR0	XXh XXh
0029h			
002Ah			
002Bh			
002Ch	DMA0 Control Register	DM0CON	00000X00b
002Dh			
002Eh			
002Fh			
0030h	DMA1 Source Pointer	SAR1	XXh XXh XXh
0031h			
0032h			
0033h			
0034h	DMA1 Destination Pointer	DAR1	XXh XXh XXh
0035h			
0036h			
0037h			
0038h	DMA1 Transfer Counter	TCR1	XXh XXh
0039h			
003Ah			
003Bh			
003Ch	DMA1 Control Register	DM1CON	00000X00b
003Dh			
003Eh			
003Fh			

NOTES:

1. The blank areas are reserved and cannot be accessed by users.
2. The PM00 and PM01 bits do not change at software reset, watchdog timer reset and oscillation stop detection reset.
3. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.
4. The WDC5 bit is "0" (cold start) immediately after power-on. It can only be set to "1" in a program.
5. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.
6. This register in M16C/62PT cannot be used.

X : Nothing is mapped to this bit

Table 5.4 A/D Conversion Characteristics⁽¹⁾

Symbol	Parameter		Measuring Condition	Standard			Unit	
				Min.	Typ.	Max.		
-	Resolution		V _{REF} =V _{CC1}			10	Bits	
INL	Integral Non-Linearity Error	10bit	V _{REF} =V _{CC1} =5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
			External operation amp connection mode			±7	LSB	
			V _{REF} =V _{CC1} =3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
			External operation amp connection mode			±7	LSB	
		8bit	V _{REF} =V _{CC1} =5V, 3.3V			±2	LSB	
-	Absolute Accuracy	10bit	V _{REF} =V _{CC1} =5V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±3	LSB
			External operation amp connection mode			±7	LSB	
			V _{REF} =V _{CC1} =3.3V	AN0 to AN7 input, AN0_0 to AN0_7 input, AN2_0 to AN2_7 input, ANEX0, ANEX1 input			±5	LSB
			External operation amp connection mode			±7	LSB	
		8bit	V _{REF} =V _{CC1} =5V, 3.3V			±2	LSB	
-	Tolerance Level Impedance				3		kΩ	
DNL	Differential Non-Linearity Error					±1	LSB	
-	Offset Error					±3	LSB	
-	Gain Error					±3	LSB	
R _{LADDER}	Ladder Resistance		V _{REF} =V _{CC1}	10		40	kΩ	
t _{CONV}	10-bit Conversion Time, Sample & Hold Available		V _{REF} =V _{CC1} =5V, φAD=12MHz	2.75			μs	
t _{CONV}	8-bit Conversion Time, Sample & Hold Available		V _{REF} =V _{CC1} =5V, φAD=12MHz	2.33			μs	
t _{SAMP}	Sampling Time			0.25			μs	
V _{REF}	Reference Voltage			2.0		V _{CC1}	V	
V _{IA}	Analog Input Voltage			0		V _{REF}	V	

NOTES:

1. Referenced to V_{CC1}=AV_{CC}=V_{REF}=3.3 to 5.5V, V_{SS}=AV_{SS}=0V at T_{opr} = -20 to 85°C / -40 to 85°C unless otherwise specified.
2. If V_{CC1} > V_{CC2}, do not use AN0_0 to AN0_7 and AN2_0 to AN2_7 as analog input pins.
3. φAD frequency must be 12 MHz or less. And divide the fAD if V_{CC1} is less than 4.0V, and φAD frequency into 10 MHz or less.
4. When sample & hold is disabled, φAD frequency must be 250 kHz or more, in addition to the limitation in Note 3.
When sample & hold is enabled, φAD frequency must be 1MHz or more, in addition to the limitation in Note 3.

$$V_{CC1}=V_{CC2}=5V$$

Table 5.11 Electrical Characteristics (1) ⁽¹⁾

Symbol	Parameter			Measuring Condition	Standard			Unit
					Min.	Typ.	Max.	
VOH	HIGH Output Voltage ⁽³⁾	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1		IOH=-5mA	Vcc1-2.0		Vcc1	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7		IOH=-5mA ⁽²⁾	Vcc2-2.0		Vcc2	
VOH	HIGH Output Voltage ⁽³⁾	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1	OH=-200µA	Vcc1-0.3		Vcc1	V	
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	IOH=-200µA ⁽²⁾	Vcc2-0.3		Vcc2		
VOH	HIGH Output Voltage XOUT		HIGHPOWER	IOH=-1mA	Vcc1-2.0		Vcc1	V
			LOWPOWER	IOH=-0.5mA	Vcc1-2.0		Vcc1	
	HIGH Output Voltage XCOUT		HIGHPOWER	With no load applied		2.5		V
			LOWPOWER	With no load applied		1.6		
VOL	LOW Output Voltage ⁽³⁾	P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1	IOL=5mA			2.0	V	
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	IOL=5mA ⁽²⁾			2.0		
VOL	LOW Output Voltage ⁽³⁾	P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1	IOL=200µA			0.45	V	
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	IOL=200µA ⁽²⁾			0.45		
VOL	LOW Output Voltage XOUT		HIGHPOWER	IOL=1mA		2.0	V	
			LOWPOWER	IOL=0.5mA		2.0		
	LOW Output Voltage XCOUT		HIGHPOWER	With no load applied		0	V	
			LOWPOWER	With no load applied		0		
VT+ VT-	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT5, NMI, ADTRG, CTS0 to CTS2, CLK0 to CLK4, TA0OUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, SCL0 to SCL2, SDA0 to SDA2, SIN3, SIN4			0.2	1.0	V	
VT+ VT-	Hysteresis	RESET			0.2	2.5	V	
I _{IH}	HIGH Input Current ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	VI=5V		5.0	µA		
I _{IL}	LOW Input Current ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	VI=0V		-5.0	µA		
RPULLUP	Pull-Up Resistance ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1	VI=0V	30	50	170	kΩ	
R _{RXIN}	Feedback Resistance XIN				1.5		MΩ	
R _{RXCIN}	Feedback Resistance XCIN				15		MΩ	
V _{RAM}	RAM Retention Voltage	At stop mode	2.0				V	

NOTES:

- Referenced to $V_{CC1}=V_{CC2}=4.2$ to $5.5V$, $V_{SS} = 0V$ at $T_{opr} = -20$ to $85^{\circ}C$ / -40 to $85^{\circ}C$, $f(BCLK)=24MHz$ unless otherwise specified.
- Where the product is used at $V_{CC1} = 5 V$ and $V_{CC2} = 3 V$, refer to the 3 V version value for the pin specified value on V_{CC2} port side.
- There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

$$V_{CC1}=V_{CC2}=3V$$

Table 5.30 Electrical Characteristics (1) ⁽¹⁾

Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
V _{OH}	HIGH Output Voltage ⁽³⁾ P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	I _{OH} =-1mA	V _{CC1} -0.5		V _{CC1}	V	
		I _{OH} =-1mA ⁽²⁾	V _{CC2} -0.5		V _{CC2}		
V _{OH}	HIGH Output Voltage X _{OUT} LOWPOWER	HIGHPOWER	V _{CC1} -0.5	V _{CC1}	V _{CC1}	V	
		LOWPOWER	V _{CC1} -0.5	V _{CC1}	V _{CC1}		
V _{OL}	HIGH Output Voltage X _{COUT} LOW Output Voltage P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	HIGHPOWER	With no load applied	2.5		V	
		LOWPOWER	With no load applied	1.6			
V _{OL}	LOW Output Voltage X _{OUT} LOWPOWER	HIGHPOWER	I _{OL} =1mA		0.5	V	
		LOWPOWER	I _{OL} =50μA		0.5		
V _{T+} -V _{T-}	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT5, NMI, ADTRG, CTS0 to CTS2, CLK0 to CLK4, TA0OUT to TA4OUT, K10 to K13, RXD0 to RXD2, SCL0 to SCL2, SDA0 to SDA2, SIN3, SIN4		0.2	0.8	V	
V _{T+} -V _{T-}	Hysteresis	RESET		0.2	(0.7)	1.8	V
I _{IH}	HIGH Input Current ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	V _I =3V		4.0	μA	
I _{IL}	LOW Input Current ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	V _I =0V		-4.0	μA	
R _{PULLUP}	Pull-Up Resistance ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1	V _I =0V	50	100	kΩ	
R _{XIN}	Feedback Resistance XIN				3.0	MΩ	
R _{XCIN}	Feedback Resistance XCIN				25	MΩ	
VRAM	RAM Retention Voltage	At stop mode	2.0			V	

NOTES:

- Referenced to V_{CC1} = V_{CC2} = 2.7 to 3.3V, V_{ss} = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN)=10MHz no wait unless otherwise specified.
- V_{CC1} for the port P6 to P11 and P14, and V_{CC2} for the port P0 to P5 and P12 to P13
- There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

$$V_{CC1}=V_{CC2}=3V$$

Switching Characteristics

($V_{CC1} = V_{CC2} = 5V$, $V_{SS} = 0V$, at $T_{opr} = -20$ to 85°C / -40 to 85°C unless otherwise specified)

Table 5.48 Memory Expansion and Microprocessor Modes (for 2- to 3-wait setting, external area access and multiplex bus selection)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
td(BCLK-AD)	Address Output Delay Time	See Figure 5.12	50	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		4	ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		(NOTE 1)	ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 1)	ns
td(BCLK-CS)	Chip Select Output Delay Time		50	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		4	ns
th(RD-CS)	Chip Select Output Hold Time (in relation to RD)		(NOTE 1)	ns
th(WR-CS)	Chip Select Output Hold Time (in relation to WR)		(NOTE 1)	ns
td(BCLK-RD)	RD Signal Output Delay Time		40	ns
th(BCLK-RD)	RD Signal Output Hold Time		0	ns
td(BCLK-WR)	WR Signal Output Delay Time		40	ns
th(BCLK-WR)	WR Signal Output Hold Time		0	ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)		50	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK)		4	ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 2)	ns
th(WR-DB)	Data Output Hold Time (in relation to WR)		(NOTE 1)	ns
td(BCLK-HLDA)	HLDA Output Delay Time		40	ns
td(BCLK-ALE)	ALE Signal Output Delay Time (in relation to BCLK)		25	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (in relation to BCLK)		-4	ns
td(AD-ALE)	ALE Signal Output Delay Time (in relation to Address)		(NOTE 3)	ns
th(AD-ALE)	ALE Signal Output Hold Time (in relation to Address)		(NOTE 4)	ns
td(AD-RD)	RD Signal Output Delay From the End of Address		0	ns
td(AD-WR)	WR Signal Output Delay From the End of Address		0	ns
tdz(RD-AD)	Address Output Floating Start Time		8	ns

NOTES:

- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10[\text{ns}]$$

- Calculated according to the BCLK frequency as follows:


$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 50[\text{ns}] \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$


- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 40[\text{ns}]$$

- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 15[\text{ns}]$$


**Figure 5.16 Timing Diagram (4)**

**Figure 5.19 Timing Diagram (7)**


Memory Expansion Mode, Microprocessor Mode
(For 2-wait setting, external area access and multiplex bus selection)

V_{CC1}=V_{CC2}=3V

Read timing



Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$

Measuring conditions

- V_{CC1}=V_{CC2}=3V
- Input timing voltage : V_{IL}=0.6V, V_{IH}=2.4V
- Output timing voltage : V_{OL}=1.5V, V_{OH}=1.5V

Figure 5.20 Timing Diagram (8)

Table 5.56 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Measuring Condition	Standard			Unit
			Min.	Typ.	Max.	
$td(P-R)$	Time for Internal Power Supply Stabilization During Powering-On	$V_{CC1}=4.0V \text{ to } 5.5V$			2	ms
$td(R-S)$	STOP Release Time				150	μs
$td(W-S)$	Low Power Dissipation Mode Wait Mode Release Time				150	μs


**Figure 5.22 Power Supply Circuit Timing Diagram**

Table 5.58 Electrical Characteristics (2) ⁽¹⁾

Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
I _{CC}	Power Supply Current (V _{CC1} =V _{CC2} =4.0V to 5.5V)	In single-chip mode, the output pins are open and other pins are V _{SS}	Mask ROM	f(BCLK)=24MHz No division, PLL operation	14	20	mA
				No division, On-chip oscillation	1		mA
			Flash Memory	f(BCLK)=24MHz, No division, PLL operation	18	27	mA
				No division, On-chip oscillation	1.8		mA
			Flash Memory Program	f(BCLK)=10MHz, V _{CC1} =5.0V	15		mA
			Flash Memory Erase	f(BCLK)=10MHz, V _{CC1} =5.0V	25		mA
			Mask ROM	f(XCIN)=32kHz Low power dissipation mode, ROM ⁽³⁾	25		μA
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾	25		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾	420		μA
				On-chip oscillation, Wait mode	50		μA
			Mask ROM Flash Memory	f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High	7.5		μA
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low	2.0		μA
				Stop mode T _{OPR} =25°C	2.0	6.0	μA
				Stop mode T _{OPR} =85°C		20	μA
				Stop mode T _{OPR} =125°C		TBD	μA

NOTES:

1. Referenced to V_{CC1}=V_{CC2}=4.0 to 5.5V, V_{SS} = 0V at T_{OPR} = -40 to 85°C / -40 to 125°C, f(BCLK)=24MHz unless otherwise specified. T version = -40 to 85°C, V version = -40 to 125°C.
2. With one timer operated using FC32.
3. This indicates the memory in which the program to be executed exists.

$$V_{CC1}=V_{CC2}=5V$$

Timing Requirements

($V_{CC1} = V_{CC2} = 5V$, $V_{SS} = 0V$, at $T_{opr} = -40$ to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)

Table 5.60 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN Input Cycle Time	100		ns
$t_{w(TAH)}$	TAiIN Input HIGH Pulse Width	40		ns
$t_{w(TAL)}$	TAiIN Input LOW Pulse Width	40		ns

Table 5.61 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN Input Cycle Time	400		ns
$t_{w(TAH)}$	TAiIN Input HIGH Pulse Width	200		ns
$t_{w(TAL)}$	TAiIN Input LOW Pulse Width	200		ns

Table 5.62 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN Input Cycle Time	200		ns
$t_{w(TAH)}$	TAiIN Input HIGH Pulse Width	100		ns
$t_{w(TAL)}$	TAiIN Input LOW Pulse Width	100		ns

Table 5.63 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{w(TAH)}$	TAiIN Input HIGH Pulse Width	100		ns
$t_{w(TAL)}$	TAiIN Input LOW Pulse Width	100		ns

Table 5.64 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(UP)}$	TAiOUT Input Cycle Time	2000		ns
$t_{w(UPH)}$	TAiOUT Input HIGH Pulse Width	1000		ns
$t_{w(UPL)}$	TAiOUT Input LOW Pulse Width	1000		ns
$t_{su(UP-TIN)}$	TAiOUT Input Setup Time	400		ns
$t_{h(TIN-UP)}$	TAiOUT Input Hold Time	400		ns

Table 5.65 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN Input Cycle Time	800		ns
$t_{su(TAIN-TAOUT)}$	TAiOUT Input Setup Time	200		ns
$t_{su(TAOUT-TAIN)}$	TAiIN Input Setup Time	200		ns

$$V_{CC1}=V_{CC2}=5V$$

Timing Requirements

($V_{CC1} = V_{CC2} = 5V$, $V_{SS} = 0V$, at $T_{opr} = -40$ to 85°C (T version) / -40 to 125°C (V version) unless otherwise specified)

Table 5.66 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c(TB)$	TBiN Input Cycle Time (counted on one edge)	100		ns
$t_w(TBH)$	TBiN Input HIGH Pulse Width (counted on one edge)	40		ns
$t_w(TBL)$	TBiN Input LOW Pulse Width (counted on one edge)	40		ns
$t_c(TB)$	TBiN Input Cycle Time (counted on both edges)	200		ns
$t_w(TBH)$	TBiN Input HIGH Pulse Width (counted on both edges)	80		ns
$t_w(TBL)$	TBiN Input LOW Pulse Width (counted on both edges)	80		ns

Table 5.67 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c(TB)$	TBiN Input Cycle Time	400		ns
$t_w(TBH)$	TBiN Input HIGH Pulse Width	200		ns
$t_w(TBL)$	TBiN Input LOW Pulse Width	200		ns

Table 5.68 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c(TB)$	TBiN Input Cycle Time	400		ns
$t_w(TBH)$	TBiN Input HIGH Pulse Width	200		ns
$t_w(TBL)$	TBiN Input LOW Pulse Width	200		ns

Table 5.69 A/D Trigger Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c(AD)$	ADTRG Input Cycle Time	1000		ns
$t_w(ADL)$	ADTRG input LOW Pulse Width	125		ns

Table 5.70 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_c(CK)$	CLKi Input Cycle Time	200		ns
$t_w(CKH)$	CLKi Input HIGH Pulse Width	100		ns
$t_w(CKL)$	CLKi Input LOW Pulse Width	100		ns
$t_d(C-Q)$	TXDi Output Delay Time		80	ns
$t_h(C-Q)$	TXDi Hold Time	0		ns
$t_{su}(D-C)$	RXDi Input Setup Time	70		ns
$t_h(C-D)$	RXDi Input Hold Time	90		ns

Table 5.71 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_w(INH)$	INTi Input HIGH Pulse Width	250		ns
$t_w(INL)$	INTi Input LOW Pulse Width	250		ns






Figure 5.25 Timing Diagram (2)



REVISION HISTORY		M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual	
Rev.	Date	Description	
		Page	Summary
		40 57 70 72 73 74 76 79	Table 5.24 is partly revised. Table 5.43 is partly revised. Table 5.48 is partly revised. Table 5.50 is partly revised. Table 5.53 is partly revised. Table 5.55 is revised. Table 5.57 is partly revised. Table 5.69 is partly revised.
2.41	Jan 01, 2006	- 2-4 7 8 9 10 11 12 13 14 15-17 18-19 20-21 22 23-24 25-29 34 43 45 46	voltage down detection reset -> brown-out detection Reset Tables 1.1 to 1.3 Performance outline of M16C/62P group are partly revised. Table 1.4 Product List (1) is partly revised. Note 1 is added. Table 1.5 Product List (2) is partly revised. Note 1, 2 and 3 are added. Table 1.6 Product List (3) is partly revised. Note 1 and 2 are added. Table 1.7 Product List (4) is partly revised. Note 1 and 2 are added. Figure 1.3 Type No., Memory Size, Shows RAM capacity, and Package is partly revised Table 1.8 Product Code of Flash Memory version and ROMless version for M16C/62P is partly revised. Table 1.9 Product Code of Flash Memory version for M16C/62P is partly revised. Figure 1.6 Pin Configuration (Top View) is partly revised. Tables 1.10 to 1.12 Pin Characteristics for 128-Pin Package are added. Figure 1.7 and 1.8 Pin Configuration (Top View) are partly revised. Tables 1.13 to 1.14 Pin Characteristics for 100-Pin Package are added. Figure 1.9 Pin Configuration (Top View) is partly revised. Tables 1.15 to 1.16 Pin Characteristics for 80-Pin Package are added. Tables 1.17 to 1.21 are partly revised. Note 4 of Table 4.1 SFR Information is partly revised. Table 5.4 A/D Conversion Characteristics is partly revised. Table 5.6 Flash Memory Version Electrical Characteristics for 100 cycle products is partly revised. Table 5.7 Flash Memory Version Electrical Characteristics for 10,000 cycle products is partly revised. Table 5.8 Flash Memory Version Program / Erase Voltage and Read Operation Voltage Characteristics is partly revised. Table 5.9 Low Voltage Detection Circuit Electrical Characteristics is partly revised.