



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	24MHz
Connectivity	I ² C, IEBus, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	31K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30626fhpgp-u7c

1.2 Performance Outline

Table 1.1 to 1.3 list Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(128-pin version).

Table 1.1 Performance Outline of M16C/62P Group (M16C/62P, M16C/62PT)(128-pin version)

	Item	Performance
		M16C/62P
CPU	Number of Basic Instructions	91 instructions
	Minimum Instruction Execution Time	41.7ns(f(BCLK)=24MHz, VCC1=3.3 to 5.5V) 100ns(f(BCLK)=10MHz, VCC1=2.7 to 5.5V)
	Operating Mode	Single-chip, memory expansion and microprocessor mode
	Address Space	1 Mbyte (Available to 4 Mbytes by memory space expansion function)
	Memory Capacity	See Table 1.4 to 1.5 Product List
Peripheral Function	Port	Input/Output : 113 pins, Input : 1 pin
	Multifunction Timer	Timer A : 16 bits x 5 channels, Timer B : 16 bits x 6 channels, Three phase motor control circuit
	Serial Interface	3 channels Clock synchronous, UART, I ² C bus ⁽¹⁾ , IEbus ⁽²⁾ 2 channels Clock synchronous
	A/D Converter	10-bit A/D converter: 1 circuit, 26 channels
	D/A Converter	8 bits x 2 channels
	DMAC	2 channels
	CRC Calculation Circuit	CCITT-CRC
	Watchdog Timer	15 bits x 1 channel (with prescaler)
	Interrupt	Internal: 29 sources, External: 8 sources, Software: 4 sources, Priority level: 7 levels
	Clock Generation Circuit	4 circuits Main clock generation circuit (*), Subclock generation circuit (*), On-chip oscillator, PLL synthesizer (*)Equipped with a built-in feedback resistor.
Electric Characteristics	Oscillation Stop Detection Function	Stop detection of main clock oscillation, re-oscillation detection function
	Voltage Detection Circuit	Available (option ⁽⁴⁾)
	Supply Voltage	VCC1=3.0 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=24MHz) VCC1=2.7 to 5.5 V, VCC2=2.7V to VCC1 (f(BCLK=10MHz)
Flash memory version	Power Consumption	14 mA (VCC1=VCC2=5V, f(BCLK)=24MHz) 8 mA (VCC1=VCC2=3V, f(BCLK)=10MHz) 1.8μA (VCC1=VCC2=3V, f(XCIN)=32kHz, wait mode) 0.7μA (VCC1=VCC2=3V, stop mode)
	Program/Erase Supply Voltage	3.3±0.3 V or 5.0±0.5 V
Operating Ambient Temperature	Program and Erase Endurance	100 times (all area) or 1,000 times (user ROM area without block A and block 1) / 10,000 times (block A, block 1) ⁽³⁾
	Operating Ambient Temperature	-20 to 85°C, -40 to 85°C ⁽³⁾
Package		128-pin plastic mold LQFP

NOTES:

- I²C bus is a registered trademark of Koninklijke Philips Electronics N. V.
- IEbus is a registered trademark of NEC Electronics Corporation.
- See **Table 1.8 Product Code** for the program and erase endurance, and operating ambient temperature.
In addition 1,000 times/10,000 times are under development as of Jul., 2005. Please inquire about a release schedule.
- All options are on request basis.

Table 1.5 Product List (2) (M16C/62P)**As of Dec. 2005**

Type No.	ROM Capacity	RAM Capacity	Package Type (1)	Remarks
M30622MHP-XXXFP	384 Kbytes	16 Kbytes	PRQP0100JB-A	Mask ROM version
M30622MHP-XXXGP			PLQP0100KB-A	
M30623MHP-XXXGP			PLQP0128KB-A	
M30624MHP-XXXFP		24 Kbytes	PRQP0100JB-A	
M30624MHP-XXXGP			PLQP0100KB-A	
M30625MHP-XXXGP			PLQP0128KB-A	
M30626MHP-XXXFP		31 Kbytes	PRQP0100JB-A	
M30626MHP-XXXGP			PLQP0100KB-A	
M30627MHP-XXXGP			PLQP0128KB-A	
M30626MJP-XXXFP (D)	512 Kbytes	31 Kbytes	PRQP0100JB-A	Flash memory version (2)
M30626MJP-XXXGP (D)			PLQP0100KB-A	
M30627MJP-XXXGP (D)			PLQP0128KB-A	
M30622F8PFP	64K+4 Kbytes	4 Kbytes	PRQP0100JB-A	
M30622F8PGP			PLQP0100KB-A	
M30623F8PGP			PRQP0080JA-A	
M30620FCPFP	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	
M30620FCPGP			PLQP0100KB-A	
M30621FCPGP			PRQP0080JA-A	
M3062LFGPFP ⁽³⁾ (D)	256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	
M3062LFGPGP ⁽³⁾ (D)			PLQP0100KB-A	
M30625FGPGP			PLQP0128KB-A	
M30626FHPFP	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FHPGP			PLQP0100KB-A	
M30627FHPGP			PLQP0128KB-A	
M30626FJPPF	512K+4 Kbytes	31 Kbytes	PRQP0100JB-A	
M30626FJPGP			PLQP0100KB-A	
M30627FJPGP			PLQP0128KB-A	
M30622SPFP	-	4 Kbytes	PRQP0100JB-A	ROM-less version
M30622SPGP			PLQP0100KB-A	
M30620SPFP		10 Kbytes	PRQP0100JB-A	
M30620SPGP			PLQP0100KB-A	
M30624SPFP (D)	-	20 Kbytes	PRQP0100JB-A	
M30624SPGP (D)			PLQP0100KB-A	
M30626SPFP (D)		31 Kbytes	PRQP0100JB-A	
M30626SPGP (D)			PLQP0100KB-A	

(D): Under development

NOTES:

- The old package type numbers of each package type are as follows.
PLQP0128KB-A : 128P6Q-A,
PRQP0100JB-A : 100P6S-A,
PLQP0100KB-A : 100P6Q-A,
PRQP0080JA-A : 80P6S-A
- In the flash memory version, there is 4K bytes area (block A).
- Please use M3062LFGPFP and M3062LFGPGP for your new system instead of M30624FGPFP and M30624FGPGP. The M16C/62P Group (M16C/62P, M16C/62PT) hardware manual is still good for M30624FGPFP and M30624FGPGP.

M30624FGPFP	256K+4 Kbytes	20 Kbytes	PRQP0100JB-A	Flash memory version
M30624FGPGP			PLQP0100KB-A	

Table 1.7 Product List (4) (V version (M16C/62PT))**As of Dec. 2005**

Type No.	ROM Capacity	RAM Capacity	Package Type ⁽¹⁾	Remarks	
M3062CM6V-XXXFP (P)	48 Kbytes	4 Kbytes	PRQP0100JB-A	Mask ROM version	V Version (High reliability 125°C version)
M3062CM6V-XXXGP (P)			PLQP0100KB-A		
M3062EM6V-XXXGP (P)			PRQP0080JA-A		
M3062CM8V-XXXFP (P)	64 Kbytes	4 Kbytes	PRQP0100JB-A	Flash memory version (2)	
M3062CM8V-XXXGP (P)			PLQP0100KB-A		
M3062EM8V-XXXGP (P)			PRQP0080JA-A		
M3062CMAV-XXXFP (P)	96 Kbytes	5 Kbytes	PRQP0100JB-A	Flash memory version (2)	
M3062CMAV-XXXGP (P)			PLQP0100KB-A		
M3062EMAV-XXXGP (P)			PRQP0080JA-A		
M3062AMCV-XXXFP (D)	128 Kbytes	10 Kbytes	PRQP0100JB-A	Flash memory version (2)	
M3062AMCV-XXXGP (D)			PLQP0100KB-A		
M3062BMCV-XXXGP (P)			PRQP0080JA-A		
M3062AFCVFP (D)	128K+4 Kbytes	10 Kbytes	PRQP0100JB-A	Flash memory version (2)	
M3062AFCVGP (D)			PLQP0100KB-A		
M3062BFCVGP (P)			PRQP0080JA-A		
M3062JFHVFP (P)	384K+4 Kbytes	31 Kbytes	PRQP0100JB-A	Flash memory version (2)	
M3062JFHVGP (P)			PLQP0100KB-A		

(D): Under development

(P): Under planning

NOTES:

1. The old package type numbers of each package type are as follows.
 PLQP0128KB-A : 128P6Q-A,
 PRQP0100JB-A : 100P6S-A,
 PLQP0100KB-A : 100P6Q-A,
 PRQP0080JA-A : 80P6S-A
2. In the flash memory version, there is 4K bytes area (block A).

Table 1.10 Pin Characteristics for 128-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1	VREF						
2	AVCC						
3		P9_7			SIN4	ADTRG	
4		P9_6			SOUT4	ANEX1	
5		P9_5			CLK4	ANEX0	
6		P9_4		TB4IN		DA1	
7		P9_3		TB3IN		DA0	
8		P9_2		TB2IN	SOUT3		
9		P9_1		TB1IN	SIN3		
10		P9_0		TB0IN	CLK3		
11		P14_1					
12		P14_0					
13	BYTE						
14	CNVSS						
15	XCIN	P8_7					
16	XCOUT	P8_6					
17	RESET						
18	XOUT						
19	VSS						
20	XIN						
21	VCC1						
22		P8_5	NMI				
23		P8_4	INT2	ZP			
24		P8_3	INT1				
25		P8_2	INT0				
26		P8_1		TA4IN/			
27		P8_0		TA4OUT/U			
28		P7_7		TA3IN			
29		P7_6		TA3OUT			
30		P7_5		TA2IN/W			
31		P7_4		TA2OUT/W			
32		P7_3		TA1IN/V	CTS2/RTS2		
33		P7_2		TA1OUT/V	CLK2		
34		P7_1		TA0IN/TB5IN	RXD2/SCL2		
35		P7_0		TA0OUT	TXD2/SDA2		
36		P6_7			TXD1/SDA1		
37	VCC1						
38		P6_6			RXD1/SCL1		
39	VSS						
40		P6_5			CLK1		
41		P6_4			CTS1/RTS1/CTS0/CLKS1		
42		P6_3			TXD0/SDA0		
43		P6_2			RXD0/SCL0		
44		P6_1			CLK0		
45		P6_0			CTS0/RTS0		
46		P13_7					
47		P13_6					
48		P13_5					
49		P13_4					
50		P5_7					RDY/CLKOUT

Table 1.15 Pin Characteristics for 80-Pin Package (1)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
1		P9_5			CLK4	ANEX0	
2		P9_4		TB4IN		DA1	
3		P9_3		TB3IN		DA0	
4		P9_2		TB2IN	SOUT3		
5		P9_0		TB0IN	CLK3		
6	CNVSS (BYTE)						
7	XCIN	P8_7					
8	XCOUT	P8_6					
9	RESET						
10	XOUT						
11	VSS						
12	XIN						
13	VCC1						
14		P8_5	NMI				
15		P8_4	INT2	ZP			
16		P8_3	INT1				
17		P8_2	INT0				
18		P8_1		TA4IN			
19		P8_0		TA4OUT			
20		P7_7		TA3IN			
21		P7_6		TA3OUT			
22		P7_1		TA0IN/TB5IN	RXD2/SCL2		
23		P7_0		TA0OUT	TXD2/SDA2		
24		P6_7			TXD1/SDA1		
25		P6_6			RXD1/SCL1		
26		P6_5			CLK1		
27		P6_4			CTS1/RTS1/CTS0/CLKS1		
28		P6_3			TXD0/SDA0		
29		P6_2			RXD0/SCL0		
30		P6_1			CLK0		
31		P6_0			CTS0/RTS0		
32		P5_7					CLKOUT
33		P5_6					
34		P5_5					
35		P5_4					
36		P5_3					
37		P5_2					
38		P5_1					
39		P5_0					
40		P4_3					
41		P4_2					
42		P4_1					
43		P4_0					
44		P3_7					
45		P3_6					
46		P3_5					
47		P3_4					
48		P3_3					
49		P3_2					
50		P3_1					

Table 1.16 Pin Characteristics for 80-Pin Package (2)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	UART Pin	Analog Pin	Bus Control Pin
51		P3_0					
52		P2_7				AN2_7	
53		P2_6				AN2_6	
54		P2_5				AN2_5	
55		P2_4				AN2_4	
56		P2_3				AN2_3	
57		P2_2				AN2_2	
58		P2_1				AN2_1	
59		P2_0				AN2_0	
60		P0_7				AN0_7	
61		P0_6				AN0_6	
62		P0_5				AN0_5	
63		P0_4				AN0_4	
64		P0_3				AN0_3	
65		P0_2				AN0_2	
66		P0_1				AN0_1	
67		P0_0				AN0_0	
68		P10_7	KI3			AN7	
69		P10_6	KI2			AN6	
70		P10_5	KI1			AN5	
71		P10_4	KI0			AN4	
72		P10_3				AN3	
73		P10_2				AN2	
74		P10_1				AN1	
75	AVSS						
76		P10_0				AN0	
77	VREF						
78	AVCC						
79		P9_7			SIN4	ADTRG	
80		P9_6			SOUT4	ANEX1	

Table 4.6 SFR Information (6) ⁽¹⁾

Address	Register	Symbol	After Reset
03C0h	A/D Register 0	AD0	XXh XXh
03C1h			
03C2h	A/D Register 1	AD1	XXh XXh
03C3h			
03C4h	A/D Register 2	AD2	XXh XXh
03C5h			
03C6h	A/D Register 3	AD3	XXh XXh
03C7h			
03C8h	A/D Register 4	AD4	XXh XXh
03C9h			
03CAh	A/D Register 5	AD5	XXh XXh
03CBh			
03CCh	A/D Register 6	AD6	XXh XXh
03CDh			
03CEh	A/D Register 7	AD7	XXh XXh
03CFh			
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	00h
03D5h			
03D6h	A/D Control Register 0	ADCON0	00000XXXb
03D7h	A/D Control Register 1	ADCON1	00h
03D8h	D/A Register 0	DA0	00h
03D9h			
03DAh	D/A Register 1	DA1	00h
03DBh			
03DCh	D/A Control Register	DACON	00h
03DDh			
03DEh	Port P14 Control Register ⁽³⁾	PC14	XX00XXXXb
03DFh	Pull-Up Control Register 3 ⁽³⁾	PUR3	00h
03E0h	Port P0 Register	P0	XXh
03E1h	Port P1 Register	P1	XXh
03E2h	Port P0 Direction Register	PD0	00h
03E3h	Port P1 Direction Register	PD1	00h
03E4h	Port P2 Register	P2	XXh
03E5h	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECb	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00X00000b
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h	Port P11 Register ⁽³⁾	P11	XXh
03F6h	Port P10 Direction Register	PD10	00h
03F7h	Port P11 Direction Register ⁽³⁾	PD11	00h
03F8h	Port P12 Register ⁽³⁾	P12	XXh
03F9h	Port P13 Register ⁽³⁾	P13	XXh
03FAh	Port P12 Direction Register ⁽³⁾	PD12	00h
03FBh	Port P13 Direction Register ⁽³⁾	PD13	00h
03FCb	Pull-Up Control Register 0	PUR0	00h
03FDh	Pull-Up Control Register 1	PUR1	00000000b ⁽²⁾ 00000010b ⁽²⁾
03FEh	Pull-Up Control Register 2	PUR2	00h
03FFh	Port Control Register	PCR	00h

NOTES:

- The blank areas are reserved and cannot be accessed by users.
- At hardware reset 1 or hardware reset 2, the register is as follows:
 - "00000000b" where "L" is inputted to the CNVSS pin
 - "00000010b" where "H" is inputted to the CNVSS pin
 At software reset, watchdog timer reset and oscillation stop detection reset, the register is as follows:
 - "00000000b" where the PM01 to PM00 bits in the PM0 register are "00b" (single-chip mode).
 - "00000010b" where the PM01 to PM00 bits in the PM0 register are "01b" (memory expansion mode) or "11b" (microprocessor mode).
- These registers do not exist in M16C/62P (80-pin version), and M16C/62PT (80-pin version).

X : Nothing is mapped to this bit

$$V_{CC1}=V_{CC2}=5V$$

Timing Requirements

($V_{CC1} = V_{CC2} = 5V$, $V_{SS} = 0V$, at $T_{OPR} = -20$ to 85°C / -40 to 85°C unless otherwise specified)

Table 5.13 External Clock Input (XIN input) ⁽¹⁾

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t_c	External Clock Input Cycle Time	62.5		ns
$t_{w(H)}$	External Clock Input HIGH Pulse Width	25		ns
$t_{w(L)}$	External Clock Input LOW Pulse Width	25		ns
t_r	External Clock Rise Time		15	ns
t_f	External Clock Fall Time		15	ns

NOTES:

1. The condition is $V_{CC1}=V_{CC2}=3.0$ to $5.0V$.

Table 5.14 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_{ac1(RD-DB)}$	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns
$t_{ac2(RD-DB)}$	Data Input Access Time (for setting with wait)		(NOTE 2)	ns
$t_{ac3(RD-DB)}$	Data Input Access Time (when accessing multiplex bus area)		(NOTE 3)	ns
$t_{su(DB-RD)}$	Data Input Setup Time	40		ns
$t_{su(RDY-BCLK)}$	RDY Input Setup Time	30		ns
$t_{su(HOLD-BCLK)}$	HOLD Input Setup Time	40		ns
$t_{h(RD-DB)}$	Data Input Hold Time	0		ns
$t_{h(BCLK-RDY)}$	RDY Input Hold Time	0		ns
$t_{h(BCLK-HOLD)}$	HOLD Input Hold Time	0		ns

NOTES:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 45[\text{ns}]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 45[\text{ns}] \quad n \text{ is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 45[\text{ns}] \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

$$V_{CC1}=V_{CC2}=5V$$

Switching Characteristics

($V_{CC1} = V_{CC2} = 5V$, $V_{SS} = 0V$, at $T_{OPR} = -20$ to $85^{\circ}C$ / -40 to $85^{\circ}C$ unless otherwise specified)

Table 5.28 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_d(BCLK-AD)$	Address Output Delay Time	See Figure 5.2	25	ns
$t_h(BCLK-AD)$	Address Output Hold Time (in relation to BCLK)		4	ns
$t_h(RD-AD)$	Address Output Hold Time (in relation to RD)		0	ns
$t_h(WR-AD)$	Address Output Hold Time (in relation to WR)		(NOTE 2)	ns
$t_d(BCLK-CS)$	Chip Select Output Delay Time		25	ns
$t_h(BCLK-CS)$	Chip Select Output Hold Time (in relation to BCLK)		4	ns
$t_d(BCLK-ALE)$	ALE Signal Output Delay Time		15	ns
$t_h(BCLK-ALE)$	ALE Signal Output Hold Time		-4	ns
$t_d(BCLK-RD)$	RD Signal Output Delay Time		25	ns
$t_h(BCLK-RD)$	RD Signal Output Hold Time		0	ns
$t_d(BCLK-WR)$	WR Signal Output Delay Time		25	ns
$t_h(BCLK-WR)$	WR Signal Output Hold Time		0	ns
$t_d(BCLK-DB)$	Data Output Delay Time (in relation to BCLK)		40	ns
$t_h(BCLK-DB)$	Data Output Hold Time (in relation to BCLK) ⁽³⁾		4	ns
$t_d(DB-WR)$	Data Output Delay Time (in relation to WR)		(NOTE 1)	ns
$t_h(WR-DB)$	Data Output Hold Time (in relation to WR) ⁽³⁾		(NOTE 2)	ns
$t_d(BCLK-HLDA)$	HLDA Output Delay Time		40	ns

NOTES:

- Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5) \times 10^9}{f(BCLK)} - 40[\text{ns}] \quad \begin{array}{l} n \text{ is "1" for 1-wait setting, "2" for 2-wait setting} \\ \text{and "3" for 3-wait setting.} \\ (\text{BCLK}) \text{ is 12.5MHz or less.} \end{array}$$

- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[\text{ns}]$$

- This standard value shows the timing when the output is off, and does not show hold time of data bus.


Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value.
Hold time of data bus is expressed in

$$t = -CR \ln(1-V_{OL}/V_{CC2})$$

by a circuit of the right figure.

For example, when $V_{OL} = 0.2V_{CC2}$, $C = 30\text{pF}$, $R = 1\text{k}\Omega$, hold time of output "L" level is

$$t = -30\text{pF} \times 1\text{k}\Omega \times \ln(1-0.2V_{CC2}/V_{CC2}) \\ = 6.7\text{ns.}$$



$$V_{CC1}=V_{CC2}=5V$$

Switching Characteristics

($V_{CC1} = V_{CC2} = 5V$, $V_{SS} = 0V$, at $T_{opr} = -20$ to 85°C / -40 to 85°C unless otherwise specified)

Table 5.29 Memory Expansion and Microprocessor Modes (for 2- to 3-wait setting, external area access and multiplex bus selection)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
$t_d(\text{BCLK-AD})$	Address Output Delay Time	See Figure 5.2	25	ns
$t_h(\text{BCLK-AD})$	Address Output Hold Time (in relation to BCLK)		4	ns
$t_h(\text{RD-AD})$	Address Output Hold Time (in relation to RD)		(NOTE 1)	ns
$t_h(\text{WR-AD})$	Address Output Hold Time (in relation to WR)		(NOTE 1)	ns
$t_d(\text{BCLK-CS})$	Chip Select Output Delay Time		25	ns
$t_h(\text{BCLK-CS})$	Chip Select Output Hold Time (in relation to BCLK)		4	ns
$t_h(\text{RD-CS})$	Chip Select Output Hold Time (in relation to RD)		(NOTE 1)	ns
$t_h(\text{WR-CS})$	Chip Select Output Hold Time (in relation to WR)		(NOTE 1)	ns
$t_d(\text{BCLK-RD})$	RD Signal Output Delay Time		25	ns
$t_h(\text{BCLK-RD})$	RD Signal Output Hold Time		0	ns
$t_d(\text{BCLK-WR})$	WR Signal Output Delay Time		25	ns
$t_h(\text{BCLK-WR})$	WR Signal Output Hold Time		0	ns
$t_d(\text{BCLK-DB})$	Data Output Delay Time (in relation to BCLK)		40	ns
$t_h(\text{BCLK-DB})$	Data Output Hold Time (in relation to BCLK)		4	ns
$t_d(\text{DB-WR})$	Data Output Delay Time (in relation to WR)		(NOTE 2)	ns
$t_h(\text{WR-DB})$	Data Output Hold Time (in relation to WR)		(NOTE 1)	ns
$t_d(\text{BCLK-HLDA})$	HLDA Output Delay Time		40	ns
$t_d(\text{BCLK-ALE})$	ALE Signal Output Delay Time (in relation to BCLK)		15	ns
$t_h(\text{BCLK-ALE})$	ALE Signal Output Hold Time (in relation to BCLK)		-4	ns
$t_d(\text{AD-ALE})$	ALE Signal Output Delay Time (in relation to Address)		(NOTE 3)	ns
$t_h(\text{AD-ALE})$	ALE Signal Output Hold Time (in relation to Address)		(NOTE 4)	ns
$t_d(\text{AD-RD})$	RD Signal Output Delay From the End of Address		0	ns
$t_d(\text{AD-WR})$	WR Signal Output Delay From the End of Address		0	ns
$t_dz(\text{RD-AD})$	Address Output Floating Start Time		8	ns

NOTES:

- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 10[\text{ns}]$$

- Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f(\text{BCLK})} - 40[\text{ns}] \quad n \text{ is "2" for 2-wait setting, "3" for 3-wait setting.}$$

- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 25[\text{ns}]$$

- Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(\text{BCLK})} - 15[\text{ns}]$$




Figure 5.4 Timing Diagram (2)

$$V_{CC1}=V_{CC2}=3V$$

Table 5.30 Electrical Characteristics (1) ⁽¹⁾

Symbol	Parameter	Measuring Condition	Standard			Unit	
			Min.	Typ.	Max.		
V _{OH}	HIGH Output Voltage ⁽³⁾ P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	I _{OH} =-1mA	V _{CC1} -0.5		V _{CC1}	V	
		I _{OH} =-1mA ⁽²⁾	V _{CC2} -0.5		V _{CC2}		
V _{OH}	HIGH Output Voltage X _{OUT} LOWPOWER	HIGHPOWER	V _{CC1} -0.5	V _{CC1}	V _{CC1}	V	
		LOWPOWER	V _{CC1} -0.5	V _{CC1}	V _{CC1}		
V _{OL}	HIGH Output Voltage X _{COUT} LOW Output Voltage P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	HIGHPOWER	With no load applied	2.5		V	
		LOWPOWER	With no load applied	1.6			
V _{OL}	LOW Output Voltage X _{OUT} LOWPOWER	HIGHPOWER	I _{OL} =1mA		0.5	V	
		LOWPOWER	I _{OL} =50μA		0.5		
V _{T+} -V _{T-}	Hysteresis	HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT5, NMI, ADTRG, CTS0 to CTS2, CLK0 to CLK4, TA0OUT to TA4OUT, K10 to K13, RXD0 to RXD2, SCL0 to SCL2, SDA0 to SDA2, SIN3, SIN4		0.2	0.8	V	
V _{T+} -V _{T-}	Hysteresis	RESET		0.2	(0.7)	1.8	V
I _{IH}	HIGH Input Current ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	V _I =3V		4.0	μA	
I _{IL}	LOW Input Current ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	V _I =0V		-4.0	μA	
R _{PULLUP}	Pull-Up Resistance ⁽³⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1	V _I =0V	50	100	kΩ	
R _{XIN}	Feedback Resistance XIN				3.0	MΩ	
R _{XCIN}	Feedback Resistance XCIN				25	MΩ	
VRAM	RAM Retention Voltage	At stop mode	2.0			V	

NOTES:

- Referenced to V_{CC1} = V_{CC2} = 2.7 to 3.3V, V_{ss} = 0V at Topr = -20 to 85°C / -40 to 85°C, f(XIN)=10MHz no wait unless otherwise specified.
- V_{CC1} for the port P6 to P11 and P14, and V_{CC2} for the port P0 to P5 and P12 to P13
- There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

$$V_{CC1}=V_{CC2}=3V$$

Timing Requirements(V_{CC1} = V_{CC2} = 3V, V_{SS} = 0V, at T_{OPR} = -20 to 85°C / -40 to 85°C unless otherwise specified)**Table 5.40 Timer B Input (Counter Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TB)	TBiN Input Cycle Time (counted on one edge)	150		ns
t _w (TBH)	TBiN Input HIGH Pulse Width (counted on one edge)	60		ns
t _w (TBL)	TBiN Input LOW Pulse Width (counted on one edge)	60		ns
t _c (TB)	TBiN Input Cycle Time (counted on both edges)	300		ns
t _w (TBH)	TBiN Input HIGH Pulse Width (counted on both edges)	120		ns
t _w (TBL)	TBiN Input LOW Pulse Width (counted on both edges)	120		ns

Table 5.41 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TB)	TBiN Input Cycle Time	600		ns
t _w (TBH)	TBiN Input HIGH Pulse Width	300		ns
t _w (TBL)	TBiN Input LOW Pulse Width	300		ns

Table 5.42 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (TB)	TBiN Input Cycle Time	600		ns
t _w (TBH)	TBiN Input HIGH Pulse Width	300		ns
t _w (TBL)	TBiN Input LOW Pulse Width	300		ns

Table 5.43 A/D Trigger Input


Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (AD)	ADTRG Input Cycle Time	1500		ns
t _w (ADL)	ADTRG Input LOW Pulse Width	200		ns

Table 5.44 Serial Interface

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _c (CK)	CLKi Input Cycle Time	300		ns
t _w (CKH)	CLKi Input HIGH Pulse Width	150		ns
t _w (CKL)	CLKi Input LOW Pulse Width	150		ns
t _d (C-Q)	TXDi Output Delay Time		160	ns
t _h (C-Q)	TXDi Hold Time	0		ns
t _{su} (D-C)	RXDi Input Setup Time	100		ns
t _h (C-D)	RXDi Input Hold Time	90		ns


Table 5.45 External Interrupt INTi Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	
t _w (INH)	INTi Input HIGH Pulse Width	380		ns
t _w (INL)	INTi Input LOW Pulse Width	380		ns


**Figure 5.16 Timing Diagram (4)**

Memory Expansion Mode, Microprocessor Mode
(for 1-wait setting and external area access)

Read timing



Write timing



$$t_{cyc} = \frac{1}{f(BCLK)}$$

Measuring conditions

- $VCC1=VCC2=3V$
- Input timing voltage : $VIL=0.6V$, $VIH=2.4V$
- Output timing voltage : $VOL=1.5V$, $VOH=1.5V$

Figure 5.17 Timing Diagram (5)

Table 5.50 Recommended Operating Conditions (1) ⁽¹⁾

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
Vcc1, Vcc2	Supply Voltage (Vcc1 = Vcc2)	4.0	5.0	5.5	V
AVcc	Analog Supply Voltage		Vcc1		V
Vss	Supply Voltage		0		V
AVss	Analog Supply Voltage		0		V
VIH	HIGH Input Voltage ⁽⁴⁾	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0.8Vcc2		Vcc2
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0.8Vcc2		Vcc2
		P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0.8Vcc1		Vcc1
		P7_0, P7_1	0.8Vcc1	6.5	V
VIL	LOW Input Voltage ⁽⁴⁾	P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7	0		0.2Vcc2
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)	0		0.2Vcc2
		P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P14_0, P14_1, XIN, RESET, CNVSS, BYTE	0		0.2Vcc
IOH(peak)	HIGH Peak Output Current ⁽⁴⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1		-10.0	mA
IOH(avg)	HIGH Average Output Current ⁽⁴⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1		-5.0	mA
IOL(peak)	LOW Peak Output Current ⁽⁴⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1		10.0	mA
IOL(avg)	LOW Average Output Current ⁽⁴⁾	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1		5.0	mA
f(XIN)	Main Clock Input Oscillation Frequency	VCC=4.0V to 5.5V	0	16	MHz
f(XCIN)	Sub-Clock Oscillation Frequency		32.768	50	kHz
f(Ring)	On-chip Oscillation Frequency		0.5	1	MHz
f(PLL)	PLL Clock Oscillation Frequency	VCC=4.0V to 5.5V	10	24	MHz
f(BCLK)	CPU Operation Clock		0	24	MHz
tsu(PLL)	PLL Frequency Synthesizer Stabilization Wait Time	VCC=5.5V		20	ms

NOTES:

1. Referenced to $Vcc1 = Vcc2 = 4.7$ to $5.5V$ at $T_{opr} = -40$ to 85°C / -40 to 125°C unless otherwise specified.
T version = -40 to 85°C , V version = -40 to 125°C .
2. The Average Output Current is the mean value within 100ms.
3. The total $IOL(\text{peak})$ for ports P0, P1, P2, P8_6, P8_7, P9, P10, P1, P14_0 and P14_1 must be 80mA max. The total $IOL(\text{peak})$ for ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total $IOH(\text{peak})$ for ports P0, P1, and P2 must be -40mA max. The total $IOH(\text{peak})$ for ports P3, P4, P5, P12, and P13 must be -40mA max. The total $IOH(\text{peak})$ for ports P6, P7, and P8_0 to P8_4 must be -40mA max. The total $IOH(\text{peak})$ for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.
As for 80-pin version, the total $IOL(\text{peak})$ for all ports and $IOH(\text{peak})$ must be 80mA . max. due to one Vcc and one Vss .
4. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.

Table 5.53 Flash Memory Version Electrical Characteristics⁽¹⁾ for 100 cycle products (B, U)

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
–	Program and Erase Endurance ⁽³⁾	100			cycle
–	Word Program Time (Vcc1=5.0V)		25	200	μs
–	Lock Bit Program Time		25	200	μs
–	Block Erase Time (Vcc1=5.0V)	4-Kbyte block 8-Kbyte block 32-Kbyte block 64-Kbyte block	4 0.3 0.5 0.8	4 4 4 4	s
–	Erase All Unlocked Blocks Time ⁽²⁾				4xn s
tpS	Flash Memory Circuit Stabilization Wait Time			15	μs
–	Data Hold Time ⁽⁵⁾	20			year

Table 5.54 Flash Memory Version Electrical Characteristics⁽⁶⁾ for 10,000 cycle products (B7, U7) (Block A and Block 1)⁽⁷⁾

Symbol	Parameter	Standard			Unit
		Min.	Typ.	Max.	
–	Program and Erase Endurance ^(3, 8, 9)	10,000 ⁽⁴⁾			cycle
–	Word Program Time (Vcc1=5.0V)		25		μs
–	Lock Bit Program Time		25		μs
–	Block Erase Time (Vcc1=5.0V)	4-Kbyte block	4	0.3	s
tpS	Flash Memory Circuit Stabilization Wait Time			15	μs
–	Data Hold Time ⁽⁵⁾	20			year

NOTES:

- Referenced to Vcc1=4.5 to 5.5V at Topr = 0 to 60 °C unless otherwise specified.
- n denotes the number of block erases.
- Program and Erase Endurance refers to the number of times a block erase can be performed.
If the program and erase endurance is n (n=100, 1,000, or 10,000), each block can be erased n times.
For example, if a 4 Kbytes block A is erased after writing 1 word data 2,048 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block.
(Rewrite prohibited)
- Maximum number of E/W cycles for which operation is guaranteed.
- Ta (ambient temperature)=55 °C. As to the data hold time except Ta=55 °C, please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor.
- Referenced to Vcc1 = 4.5 to 5.5V at Topr = –40 to 85 °C (B7, U7 (T version)) / –40 to 125 °C (B7, U7 (V version)) unless otherwise specified.
- Table 5.54 applies for block A or block 1 program and erase endurance > 1,000. Otherwise, use Table 5.53.
- To reduce the number of program and erase endurance when working with systems requiring numerous rewrites, write to unused word addresses within the block instead of rewrite. Erase block only after all possible addresses are used. For example, an 8-word program can be written 256 times maximum before erase becomes necessary.
Maintaining an equal number of erasure between block A and block 1 will also improve efficiency. It is important to track the total number of times erasure is used.
- Should erase error occur during block erase, attempt to execute clear status register command, then block erase command at least three times until erase error disappears.
- Set the PM17 bit in the PM1 register to “1” (wait state) when executing more than 100 times rewrites (B7 and U7).
- Customers desiring E/W failure rate information should contact their Renesas technical support representative.

Table 5.55 Flash Memory Version Program/Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60 °C(B, U), Topr = –40 to 85 °C (B7, U7 (T version)) / –40 to 125 °C (B7, U7 (V version)))

Flash Program, Erase Voltage	Flash Read Operation Voltage
Vcc1 = 5.0 V ± 0.5 V	Vcc1=4.0 to 5.5 V






Figure 5.24 Timing Diagram (1)



REVISION HISTORY		M16C/62P Group (M16C/62P, M16C/62PT) Hardware Manual	
Rev.	Date	Description	
		Page	Summary
		33 34,74 36 38,55 41 41-43, 58-60 44 47-48 49-50 52 53 58 61 64-65 66-67 69 70-85	Table 5.4 A-D Conversion Characteristics is revised. Table 5.5 D-A Conversion Characteristics revised. Table 5.6 to 5.7 and table 5.54 to 5.55 are revised. Table 5.11 is revised. Table 5.14 and 5.33 HLDA output delay time is deleted. Figure 5.1 is partly revised. Table 5.27 to 5.29 and table 5.46 to 48 HLDA output delay time is added. Figure 5.2 Timing Diagram (1) XIN input is added. Figure 5.5 to 5.6 Read timing DB → DBi Figure 5.7 to 5.8 Write timing DB → DBi Figure 5.10 DB → DBi Table 5.30 is revised. Figure 5.11 is partly revised. Figure 5.12 Timing Diagram (1) XIN input is added. Figure 5.15 to 5.16 Read timing DB → DBi Figure 5.17 to 5.18 Write timing DB → DBi Figure 5.20 DB → DBi Electrical Characteristics (M16C/62PT) is added.
2.10	Nov 07, 2003	8-9 23 71 72	Table 1.5 to 1.7 Product List is partly revised. Note 1 is deleted. Table 3.1 is revised. Table 5.50 is revised. Table 5.51 is deleted.
2.11	Jan 06, 2004	16 17-18 31	Table 1.9 NOTE 3 VCC1 VCC2 → VCC1 > VCC2 Table 1.10 to 1.11 NOTE 1 VCC1 VCC2 → VCC1 > VCC2 Table 5.2 Power Supply Ripple Allowable Frequency Unit MHz → kHz
2.30	Sep 01, 2004	12 18, 20 19,21 24 25 33 34 35 37	Table 1.9 and Figure 1.5 are added. Table 1.11 to 1.13 are revised. Table 1.12 to 1.14 are revised. Figure 3.1 is partly revised. Note 3 is added. Note 6 is added. Table 5.3 is revised. Note 2 in Table 5.4 is added. Table 5.5 to 5.6 is partly revised. Table 5.8 is revised. Table 5.9 is revised. Table 5.11 is revised.